

JE40 HR DIS/UMA/Muxless Schematics Document Sandy Bridge Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.


HR UMA

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Cover Page			
Size A3	Document Number JE40-HR	Rev -1	
Date: Thursday, December 02, 2010	Sheet 1	of	102

JE40 HR Block Diagram (Discrete/UMA/co-lay)

SYSTEM DC/DC APL5916KAI 48		CPU DC/DC NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC UP6128PQDD 45		SYSTEM DC/DC UP6183PQAG 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC UP6165BQKF 46		SYSTEM DC/DC NCP5911MNTBG 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC_GFXCORE_PWR
SYSTEM DC/DC NCP5911MNTBG 44		VGA RT8208BGQW 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR	DCBATOUT	VGA_CORE
TI CHARGER BQ24745RHDR 40		SYSTEM DC/DC RT9025 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	3D3V_S0	1D8V_S0
SYSTEM DC/DC RT9025 47		SYSTEM DC/DC RT9025-25PSP 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	1D5V_S3	1V_VGA_S0
Switches		3D3V_S0	1D8V_VGA_S0
INPUTS	OUTPUTS	PCB LAYER	
1D5V_S3	1D5V_VGA_S0	L1:Top L4:Signal	
3D3V_S0	3D3V_VGA_S0	L2:VCC L5:GND	
		L3:Signal L6:Bottom	

Project code : 91.4IQ01.001
PCB P/N : 48.4IQ01.0SA
Revision : 10267-1



<http://nobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 2 of 102

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor (CRB has it pulled up with 1-kohm no-stuff resistor) Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V		WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V		DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V		G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB		
Device	Address	Hex	Bus		
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA	BAT_SCL/BAT_SDA	BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA	SML1_CLK/SML1_DATA	SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK	PCH_SMBDATA/PCH_SMBCLK	PCH_SMBDATA/PCH_SMBCLK

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 3 of 102

CPU1A
SANDY
62.10055.421
Change:62.10053.611
2nd = 62.10055.321
3rd = 62.10040.821

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.


Stuff to disable internal graphics function for power saving.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.




Intel(R) FDI
PCI EXPRESS* - GRAPHICS



NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect


PEG Static Lane Reversal

SSID = CPU




CRB : 47pf
CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.

Signal Routing Guideline:
SM_RCAMP keep routing length less than 500 mils.



HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title CPU (THERMAL/CLOCK/PM)		
Size Custom	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010 Sheet 5 of 102		

SSID = CPU

CPU1C

3 OF 9

SANDY




SANDY

DDR SYSTEM MEMORY A

CPU1D

4 OF 9

SANDY



SANDY

DDR SYSTEM MEMORY B

HR UMA




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)		
Size	Document Number		Rev		-1
A3	JE40-HR				
Date:	Thursday, December 02, 2010		Sheet	6	of 102

SSID = CPU

PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed




HR UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (RESERVED)	
Size A3	Document Number JE40-HR
Date: Thursday, December 02, 2010	Sheet 7 of 102
Rev -1	

PROCESSOR CORE POWER

53A




VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

SANDY

- VCC AG35
- VCC AG34
- VCC AG33
- VCC AG32
- VCC AG31
- VCC AG30
- VCC AG29
- VCC AG28
- VCC AG27
- VCC AG26
- VCC AG25
- VCC AF35
- VCC AF34
- VCC AF33
- VCC AF32
- VCC AF31
- VCC AF30
- VCC AF29
- VCC AF28
- VCC AF27
- VCC AF26
- VCC AD35
- VCC AD34
- VCC AD33
- VCC AD32
- VCC AD31
- VCC AD30
- VCC AD29
- VCC AD28
- VCC AD27
- VCC AD26
- VCC AC35
- VCC AC34
- VCC AC33
- VCC AC32
- VCC AC31
- VCC AC30
- VCC AC29
- VCC AC28
- VCC AC27
- VCC AC26
- VCC AA35
- VCC AA34
- VCC AA33
- VCC AA32
- VCC AA31
- VCC AA30
- VCC AA29
- VCC AA28
- VCC AA27
- VCC AA26
- VCC Y35
- VCC Y34
- VCC Y33
- VCC Y32
- VCC Y31
- VCC Y30
- VCC Y29
- VCC Y28
- VCC Y27
- VCC Y26
- VCC Y25
- VCC Y34
- VCC V33
- VCC V32
- VCC V31
- VCC V30
- VCC V29
- VCC V28
- VCC V27
- VCC V26
- VCC U34
- VCC U33
- VCC U32
- VCC U31
- VCC U30
- VCC U29
- VCC U28
- VCC U27
- VCC U26
- VCC R35
- VCC R34
- VCC R33
- VCC R32
- VCC R31
- VCC R30
- VCC R29
- VCC R28
- VCC R27
- VCC R26
- VCC P35
- VCC P34
- VCC P33
- VCC P32
- VCC P31
- VCC P30
- VCC P29
- VCC P28
- VCC P27
- VCC P26


CORE SUPPLY

SVID




For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7
 For CRB VIDALERT# need to pull high 75 ohm close to CPU

SENSE LINES



VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.

HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VCC CORE)


Size Document Number JE40-HR Rev -1

Date: Thursday, December 12, 2010 Sheet 8 of 102

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on s3 power reduction implementation.
 +V_SM_VREF_CNT should have 10 mil trace width

Routing Guideline:
 Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF

VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

R902 need be close to pin H23.

HR UMA



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 9 of 102

SSID = CPU



HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VSS)			
Size A3	Document Number JE40-HR	Rev -1	
Date: Thursday, December 02, 2010	Sheet 10	of	102

JE40 delete XDP function

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size

Document Number

Rev

A3

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 11 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 12 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE40-HR


Rev

-1

Date: Thursday, December 02, 2010

Sheet 13 of 102

SSID = MEMORY




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30



 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Thermal EVENT



Layout Note:
Place these Caps near SO-DIMMA.



PART NUMBER	Height	TYPE

DM1
 DDR3-204P-122-GP
 62.10017.Z51
 2nd = 62.10017.V51
 3rd = 62.10017.M51
 4th = 62.10017.X41

HR UMA


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**


Size	Document Number	Rev
Custom	JE40-HR	-1

Date: Thursday, December 02, 2010 Sheet 14 of 102



SSID = MEMORY



Note:
 SO-DIMMB SPD Address is 0xA4
 SO-DIMMB TS Address is 0x34
 SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:
 Place these Caps near SO-DIMMB.



DM2
 DDR3-204P-126-GP
62.10024.D41

2nd = 62.10017.R91
 3rd = 62.10017.V61
 4th = 62.10017.X51

<http://fobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size: Custom	Document Number: JE40-HR	Rev: -1
Date: Thursday, December 02, 2010	Sheet 15 of 102	

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size

A4

Document Number


JE40-HR

Rev





-1

Date: Thursday, December 02, 2010

Sheet 16 of 102



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is used for the local panel display




JE40 delete LVDS B channel

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMI_B_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_CTRLCLK
SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_CTRLDATA	

SSID = PCH






Al6 swap override Strap/Top-Block Swap Override jumper

PCI_GNTI#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
------------	---



BOOT BIOS Strap


GNTI#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

check R1808 R1809 阻值



CRB : 2.2K
CEKLT: 1K


USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SB add USB port 5

J40 co-lay USB2.0



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (PCI/USB/NVRAM)
Size	Document Number	Rev	
A3	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	18 of 102

SSID = PCH




Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




Deep S4/S5 Supported

Deep S4/S5 Not Supported






For platforms not supporting Deep S4/S5
 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWARN# used as SUSPWRDNACK/GPIO30



S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 19 of 102

SSID = PCH

65 PCIE_RXN2
65 PCIE_RXP2
65 PCIE_TXN2
65 PCIE_TXP2

31 PCIE_RXN4
31 PCIE_RXP4
31 PCIE_TXN4
31 PCIE_TXP4

82 PCIE_RXN5
82 PCIE_RXP5
82 PCIE_TXN5
82 PCIE_TXP5

JE40 delete New Card function


WWAN CLK

WLAN CLK

LAN CLK

USB3.0 CLK








PCIECLKRQ1# and PCIECLKRQ2#
Support S0 power only



SMBUS
Controller Link

CLOCKS



FLEX CLOCKS



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
if more than 2 PCIe links
<http://hbi-elektronika.blogspot.com/>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: PCH (PCI-E/SMBUS/CLOCK/CL)
Size A3 Document Number JE40-HR Rev -1
Date: Thursday, December 02, 2010 Sheet 20 of 102

SSID = PCH




Flash Descriptor Security Override	
HDA_SDOUT	Low = Default High = Enable



No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot

PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V





This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs

RTC Reset



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number **JE40-HR** Rev **-1**


Date: Thursday, December 02, 2010 Sheet 21 of 102

SSID = PCH



Note:
For PCH debug with XDP, need to NO STUFF R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



SB VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ





VRAM Size



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

SB add Zero ODD function



SB 公板 check different , check need modify or not
check intel , R2204

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.



FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.







HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 22 of 102




SB 公板 suggest delete 3D3V_S0, R2313
 SPI only support 3D3V_S5
 The same BIOS SPI ROM power

SSID = PCH



POWER
USB
Clock and Miscellaneous
PCI/GPIO/LPC
SATA
MISC
CPU
RTC
HDA





<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (POWER2)	
Size A3	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 24	of 102

SSID = PCH



<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
PCH (VSS)		
Size A3	Document Number	Rev
	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 25 of 102

HR UMA

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--------------------	--


<p>Title</p> <p><i>Clock(colay)</i></p>		
--	--	--

Size	Document Number	Rev
A4	JE40-HR	-1




SSID = KBC

PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	100.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
-1M	100.0K	64.9K	2.30V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V





PSL SOLUTION (Power Switch Control Logic)


SB modify R2756 stuff, R2760 change DY



如果移除PLS function 要改成pull high 3D3V_AUX_S5




JE40 delete AMP function



Prevent BIOS data loss



SB to -1



ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.31V

65W_90W#
High: 65W / Low 90W
DISCRETE#
High: UMA / Low: Discrete

SB EC_AGND , change GND

HR LUMA

Wistron Corporation
21F, 4th Sect.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **KBC Nuvoton NPCE795**


Doc: **JE40-HR**

Rev: **-1**


Date: Thursday, December 02, 2010 Sheet: 27 of 102

SSID = Thermal

Thermal sensor P2800



SB modify R2803,R2804 setting



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)


RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (v)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

VGA Thermal sensor P2800


SMBUS modify to Page 84

Fan controller P2793

Layout 15 mil




For PWM FAN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
Thermal P2800/Fan Controller P2793			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	28 of 102



CLOSE TO PIN39 and 46


-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去開
 vensor suggest , 需要導入嗎

CLOSE TO PIN1 and 9




Q2901
 BSS138-7F-GP
84.00138.F31
 2ND = 84.00138.H31
 Max Vgs(th) 1.8V

MIC2V Ref voltage is 2.5V
 because Vgs(th) concern
 can't use 2N702 for desing



U2901
ALC271X-VB3-GR-GP
 71.00271.A03



CLOSE TO PIN19


CLOSE TO PIN18

CLOSE TO PIN35

CLOSE TO PIN34

82 AUD_HP1_JACK_R2
 82 AUD_HP1_JACK_L2

RN2903
 SRN47J-8-GP



SB modify

HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec**

Size A3	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 29	of 102

AUDIO OP AMPLIFIER

JE40 delete AMP function

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size

Document Number

Rev


A4

JE40-HR

-1


Date: Thursday, December 02, 2010

Sheet 30 of 102





SB modify add 0 ohm

SB add



Near CARD1 Pin11, Pin18, Pin22



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RTS5159 (CARD READER)**

Size: Custom Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet: 32 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 33 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 34 of 102



HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size

Document Number

Rev

A3


JE40-HR

-1


Date: Thursday, December 02, 2010

Sheet 35 of 102

Power Sequence




ANNIE Run Power



-1 co-layout SLG55221

-1 modify R3621,D3602 to DY

SB modify part number



<http://hobi-elektronika.blogspot.com/>

HR UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**


Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 36 of 102

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


SB to -1 reserve R3723



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ 0.55± 200mV and the edge must be monotonic
<http://hobi-elektronika.blogspot.com/>


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title ADAPTER		
Size A3	Document Number JE40-HR	Rev -1
Date Thursday, December 02, 2010	Sheet 37	of 102

ANNIE solution

Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	38 of 102

BATTERY CONNECTOR



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number

JE40-HR


Rev

-1

Date: Thursday, December 02, 2010

Sheet 39 of 102

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



<http://hobi-elektronika.blogspot.com/>




HR UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 40 of 102








緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: CPU Core-1(ISL9581)

Size A3 Document Number JE40-HR Rev -1

Date: Thursday, December 02, 2010 Sheet 42 of 102


<http://hobi-elektronika.blogspot.com/>






84.00172.037
SIR172DP-T1-GE3
Id=20A, Qg=9.8~15nC,
Rdson=10.3~12.4mohm

PUJ4401
84.00172.037
2nd = 84.08030.037
UMA_Muxless




20100721
VCC_GFXCORE
Iomax=12A
OCP>18A

JE40 HR RF



UMA_Muxless
PR4401
PWR_GFXCORE_BOOT_1
1R3J-L1-GP



68.R3610.20K
0.36uH, Idc=24A
DCR=0.76+/-5% mohm

PTC4401
SE330U2VDM-L-GP
79.33719.L01
UMA_Muxless

79.33719.2CL
Pana 330uF, 2.5V, 7343
ESR=9mΩ, Irrippl=3A


PUJ4403
SIR166DP-T1-GE3-GP
84.00166.037
2nd = 84.08028.037
UMA_Muxless

84.00164.037
SIR164DP-T1-GE3
Id=22.8A, Qg=40.6~61nC,
Rdson=2.6~3.2mohm



PWR_GFXCORE_ISP_R




PWR_GFXCORE_ISN_LR



SB 20100831

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
CPU Core-3(ISL95831)		
Title		
Size A3	Document Number	Rev
	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 44 of 102

TPS51218D for 1D05V





2nd source 還未導入 74.08237.073

20100728
 Id=12.9A
 Qg=9.8~15nC
 Rdson=10.3~12.4mohm

Freq=360KHz



20100728
 Iomax=14A
 OCP>21A

Mag. 0.56uH 10*10*4
 DCR=1.6~1.8mohm
 Idc=25A, Isat=40A



20100728
 Id=19.4A
 Qg=16.8~25.5nC
 Rdson=4.9~6.1mohm

20100728
 Vout=0.704*(1+R1/R2)



HR UMA



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D05V(TPS51218D)**



Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 45 of 102


SSID = PWR.Plane.Regulator_1p5v0p75v



20100805 RT8207L for 1D5V




20100906



Mag. 1.0uH 10*10*4
DCR=2.9-3.3mohm
Idc=18A, Isat=36A

Iomax=1.2A
OCP>20A

Close to pin23




Close to pin23

Iomax=1A
OCP>1.5A

Close to output cap pin1, not inside of the output cap 2nd source

+0.75VS
Iomax: 1.2A



-1 PR4608 需要將來都改32k4碼


Close to PIN9

SB R4608 chekc 修改31K6R
Vout 需再1.55V 以上

$$Vout = 0.75 * (1 + R1/R2)$$

SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0




<http://hobi-elektronika.blogspot.com/>

HR UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LDO 1D8V(RT9025)			
Size	Document Number		Rev
A4	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 47 of 102

SSID = VIDEO


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO

LCD POWER for ANNIE




For EMI request
Close to LVDS connector






HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD Connector			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	49 of 102



Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



0806 check RN5004 擺放位置



HR UMA


	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	---

CRT Connector		
Size A4	Document Number	Rev
JE40-HR		-1
Date: Thursday, December 02, 2010		Sheet 50 of 102


SSID = VIDEO HDMI Level Shifter & CONNECTOR

UMA_Muxless : default setting used PS8101. if don't used PS8101 please change C5103-C5110 to 0 ohm resistor


HDMI DISCRETE/ UMA Co-lay



0806 SB Cap change schematic to Page 84




Close to HDMI Connector




SB to -1 for vendor suggest

Close to Level Shift



HDMI CONN



SB to -1 add R5124,R5125 for DIS only HPD

5V Tolerance

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size: Custom Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 51 of 102

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **eDP**

Size A3 Document Number Rev -1

Date: Thursday, December 02, 2010 Sheet 52 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size

A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 53 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

JE40-HR

-1


Date: Thursday, December 02, 2010

Sheet 54 of 102

SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number		Rev
A4	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	55 of 102

SATA HDD Connector




ODD Connector



0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD



ESATA Power

USB CHARGER

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **E-SATA/USB CHARGER**

Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 57 of 102

SSID = AUDIO

Speaker Connector

LINE1 OUT
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal
Microphone

JE40 delete Line in function

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size

Document Number

Rev

A3

JE40-HR

-1

Date: Thursday, December 02, 2010


Sheet 58 of 102

SSID = LOM


GIGA Lan Transformer

XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.88160.30B
2nd = 68.HD081.30B



LAN MDI Off-Page





XF5902
XFORM-12P-36-GP
68.HD081.30B
Change:68.88160.30B
2nd = 68.HD081.30B




- XRF_TDC1 C5916 Do Not Stuff
- XRF_TDC2 C5917 Do Not Stuff
- XRF_TDC3 C5918 Do Not Stuff
- XRF_TDC4 C5919 Do Not Stuff



SB modifyf Pin9 Pin10 SWAP



SB modify For EMI



HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN CONNECTOR**

Size: Custom Document Number: **JE40-HR** Rev: **-1**


Date: Thursday, December 02, 2010 Sheet 59 of 102

SPI FLASH ROM (4M byte) for PCH
SSID = Flash.ROM




SPI ROM Equal length need to less than 500mil

PCH and EC length less than 6.5 inch



SSID = RBATT






HR UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: Flash/RTC		
Size	Document Number	Rev
Custom	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 60 of	102

SSID = USB

IO Board USB Power



<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Power SW		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 61	of 102



HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

Size

Document Number

Rev

A3

JE40-HR


-1

Date: Thursday, December 02, 2010

Sheet 62 of 102

SSID = User.Interface
 Bluetooth Module conn.

ANNIE Bluetooth Module



EC6302 put near
 BLUE1 / all USB
 put one choke
 near connector
 by EMI request

<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Bluetooth			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet 63	of	102

Finger printer

JE40 delete FP function



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

Document Number

Rev

A4

JE40-HR


-1

Date: Thursday, December 02, 2010

Sheet 64 of 102


SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




WLAN1
PTWO-CONN52A-9-GP-U
20.F1519.052
2nd = 62.10043.A51
3rd = 20.F1693.052
4th = 20.F1743.052

SB modify for SIV



RF suggestion



<http://hobi-elektronika.blogspot.com/>

HR UMA





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINICARD(WLAN)/ITP CONN			
Title Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 65 of 102	

SSID = Wireless


Mini Card Connector(WWAN)

20100712 V1.5


Place near MINI Card CONN



19,31,65,82 PCIE_WAKE# >>>



RF suggestion



<http://hobi-elektronika.blogspot.com/>

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
WWAN Connector		
Size	Document Number	Rev
A4	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 66 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4


JE40-HR

-1


Date: Thursday, December 02, 2010

Sheet 67 of 102


Power button LED






Power STDBY_LED





Battery LED2 (DC_BATFULL)




Battery LED1 (CHARGE)




SATA HDD LED



WLAN_LED



3G LED




HR UMA

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LED Bard/Power Button	
Size Custom	Document Number JE40-HR
Date: Thursday, December 02, 2010	Sheet 68 of 102
	Rev -1



SSID = KBC

Internal KeyBoard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

26 **K/B** 1 **SB to -1 modify Part number**



<http://hobi-elektronika.blogspot.com/>

TOUCH PAD




FFC 異面

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Key Board/Touch Pad		
Size A4	Document Number JE40-HR	Rev -1
Date Thursday, December 02, 2010	Sheet 69	of 102



HR UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 70 of 102



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size

Document Number

Rev

A4

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 71 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 72 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

JE40-HR

Rev




-1

Date: Thursday, December 02, 2010

Sheet 73 of 102


SD/XD/MS Card Reader

SSID = SDIO



<http://hobi-elektronika.blogspot.com/>

HR UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CARD Reader CONN	
Size A4 Date: Thursday, December 02, 2010	Document Number JE40-HR Sheet 74 of 102
Rev -1	

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title New Card		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 75 of 102	

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 76 of 102

(Blanking)

HR UMA

緯創資通		Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		

Size A4	Document Number JE40-HR	Rev -1
------------	-----------------------------------	------------------

Date: Thursday, December 02, 2010	Sheet 77 of 102
-----------------------------------	-----------------

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 79 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 80 of 102

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4


JE40-HR

-1

Date: Thursday, December 02, 2010


Sheet 81 of 102

PWRCN1 FFC 異面



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010


USBCN1 FFC 同面



USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026


0806 change 10Pin

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010



USBCN2 FFC 同面

-1 add RF connector
BAE40 Only




RF_CN1
ACES-CON2-11-GP
20.F0772.002
BAE40

Cable Wire to BD

HR UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
IO Board Connector		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 82	of 102



SB 因為 sequence 會有兩段
R8303 change to pull low 預留 ??

X7R, Under GPU.

X7R, Under GPU.

3.3V +/- 5%
240mA
(See NV DG)

-1 Vendor suggest modify 3D3V_VGA_S0

X7R, Under GPU.

X7R, Under GPU.

SB modify to 3D3V_VGA_S0

1.05V +/- 3%
120mA
(See NV DG)

X7R, Under GPU.

N12P GV: 71.0N12P.A0U
N12P GS: 71.0N12P.E0U
N11P GS: 71.0N11P.E0U



HR URM			
Wistron Corporation			
21F, 8th, Sect. 1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
File	GPU_PCIE/STRAPPING(1/5)		
Size	Document Number	Rev	
A2	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	83 of 102

LVDS Interface

1.05V +/- 3%
220mA
(See NV DG)

3.3V +/- 5%
220mA
(See NV DG)

DG requires X7R for 1uF and 4.7uF as well.



SB modify connector to IFPCDE_PLLVDD_PWR



Under GPU.

SB modify connector to IFPC_IOVDD_PWR

SA R8412, R8413 change DY
SB R8412, R8413 change delete

1.05V +/- 3%
285mA
(See NV DG)

3.3V +/- 5%
440mA (220mA each, max 2 links)
(See NV DG) 300ohm@100MHz ESR=0.25



HDMI Interface


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsin 221, Taiwan, R.O.C.



Title	GPU Memory(2/5)		Rev
Size	Document Number		-1
Customer	JE40-HR		
Date: Thursday, December 02, 2010	Sheet 84	of	102

EDP 10A

DC tolerance +/- 75mV
AC tolerance +/- 50mV < 100MHz



FBCLK Termination place on VRAM side





FBCLK Termination place on VRAM side

HR LIMA
Wistron Corporation
31F, No. 86, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 305, R.O.C.


GPU DPL/VDS/CRT/GPIO(3/5)
JE40-HR
Rev -1

300ohm@100MHz ESR=0.25ohm



3.3V +/- 5%
120mA
(See NV DG)




1.05V +/- 3%
150mA
(See NV DG)



VGA Thermal sensor P2800



SIMSO-CP SUPPORT						
STATE	NVDDO_ALTV	NVDDO_ALTUP	N11M0GP	N11M0GP2	N11P0GP1	N11P0GP2
P12	0	0	0.85V	0.85V	0.85V	0.85V
P8	0	1	0.85V	0.85V	0.85V	0.5V
D9	1	0	1.00V	1.00V	1.00V	0.85V



NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0111 128*16*8 800MHZ
RO M_SIPD	34.8Kohm	5Kohm	20Kohm	20Kohm	45Kohm
R8627	64.34825.6DL	64.49915.6DL	64.20025.6DL	64.20025.6DL	64.45325.6DL

```

GPU_ROM_ST [
  Four 16bit  Synic VRAM Samsung VRAM Samsung VRAM
  RAM_CPG[0]= RAM_CPG[0]= RAM_CPG[0]= RAM_CPG[0]=
  RAM_CPG[1]= RAM_CPG[1]= RAM_CPG[1]= RAM_CPG[1]=
  RAM_CPG[2]= RAM_CPG[2]= RAM_CPG[2]= RAM_CPG[2]=
  RAM_CPG[3]= RAM_CPG[3]= RAM_CPG[3]= RAM_CPG[3]=
]



GPU_ROM_BO [
  VGA_DEVICE = 1 (Low bit)
  SRB_ALT_ADDR = 0
  PR_G_RAM_SIZE = 0
  XCLR_417 = 0 (High bit)
]

GPU_ROM_CCLK [
  PSEL_SBL_SBL_TRECK = 0
  SLOT_CLK_CPG = 1
  SRB_VENDDO = 0
  PSEL_DRVVID41 = 1 (N1P Fermi QS 1)
]

```

TABLE -1 modify N12P GV setting



NVIDIA	71.0N12P.E0U	71.0N12P.A0U			
	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL



Hy2G_64.34825.6DL, Hy1G_64.15025.6DL, Sam1G512M_64.20025.6DL, Sam2G_64.45325.6DL

<http://hobi-elektronika.blogspot.com/>

EDP 50A (TDP 37W)





HR UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU DPPWR/GND(5/5)**

Size A3	Document Number	Rev
Date: Thursday, December 02, 2010	JE40-HR	-1
	Sheet 87	of 102




VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001
 DG requires 4x0.1uF and 8x1.0uF per VRAM chip




HR UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	GPU-VRAM1,2 (1/4)	
Size Custom	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 88 of	102






SB to -1 modify to VRAM5_VREF

DIS_Muxless

DIS_Muxless
VRAM = N12PGS

VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001





SB to -1 modify to VRAM5_VREF

DIS_Muxless

DIS_Muxless
VRAM = N12PGS

SB to -1 modify to VRAM5_VREF




FOR VRAM5

CLOSE TO THE MEMORY

FOR VRAM6

DG requires 4x0.1uF and 8x1.0uF per VRAM chip



CLOSE TO THE MEMORY

<http://hobi-elektronika.blogspot.com/>


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM5,6 (3/4)**

Size Custom: Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 90 of 102




SB to -1 modify to VRAM7_VREF



DIS_Muxless



VRAM = N12PGS

FOR VRAM7




CLOSE TO THE MEMORY

FOR VRAM8



SB to -1 modify to VRAM7_VREF




DIS_Muxless


VRAM = N12PGS

VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001

CLOSE TO THE MEMORY



SB to -1 modify to VRAM7_VREF



HR UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wji Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size: Document Number
 Custom: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 91 of 102

SSID = PWR.Plane.Regulator_GFX



Frequency setting
 470K -->165KHz
 200K -->323KHz
 100K -->500KHz


N12P GV

P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH PCMC104T-1R5MN Cytotec DCR:4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 330U 2V EEPFX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq-->350KHz

$V_{out} = 0.75V * (R1 + R2) / R2$
 Design Current = 21.94A
 24.14A < OCP < 28.53A

$V_{out} = 0.75V * (R1 + R2) / R2$



HR UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehri,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT208B +VGA CORE**


Size: Custom Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet: 92 of 102

+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



SB modify to 84.03006.A37


1.05V to 1.05V_VGA_S0 Transfer

RT9025 for 1D8V_VGA +3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

-1 co-layout SLG55221



HR UMA






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**



Size Custom: Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 93 of 102

LVDS Channel A



Panel BL brightness/Power En/BL En




<http://hobi-elektronika.blogspot.com/>

HR UMA


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--

Title		
LVDS Switch		
Size	Document Number	Rev
A4	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 94 of 102


Close to CRT Board CONN




CRT DDCDATA & DDCCLK



Pull high 在CRT




SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift

L=>B0 --DIS
H=>B1 --UMA



SB to -1 modify R9503, R9504 to 10 ohm



HR UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CRT Switch		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 95 of 102	

SSID = SDIO



HR LIMA		
緯創資通		Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File		
TOUCH PANEL		
Size A2	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 96 of	102

Power Sequence



HR UMA

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Change History		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 98	of 102




HR UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: A3	Document Number: JE40-HR	Rev: -1
Date: Thursday, December 02, 2010	Sheet: 100	of 102

PCH SMBus Block Diagram




KBC SMBus Block Diagram



<http://hobi-elektronika.blogspot.com/>

Thermal Block Diagram



Audio Block Diagram

