

(S)JM11_MS (ZH7) BLOCK DIAGRAM

PCB STACK UP 8L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

CLOCK
CK505 (QFN-64)
PG2

FAN & THERMAL
P3

POWER

SYSTEM 5V/3V
RT8206B P24

CPU Core
ISL6261A P25

DDR Power
RT8207A P26


VCCP 1.05V
RT8202A P27

1.5V
G9334/AO4466 P28

1.5V_S5
RT9025 P28

Discharge
P28

GFX
ISL6263A P29



QUANTA COMPUTER

Title: **Schematic Block Diagram**

Size: **ZH7**


Document Number: **ZH7**

Date: Thursday, May 21, 2009


Sheet: 1 of 31

Rev: **1A**


Clock Generator (CLK)



REV: B change R183 & R184 to 27P




REV: B Change R161 to short pad




FSC	FSB	FSA	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT96 (MHz)	USB (MHz)
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1						



Reserved



ITP EN	Pin 53/54
0	SRC 8/SRC 8#
1	ITP/ITP#



LCDCCLK_SEL	Pin 20/21	Pin 24/25
0	DOT 96/DOT96#	LCDCCLK/LCDCCLK#
1	SRC 0/SRC 0#	27M/27M_SS



CLKREQ#	MAPPING		Control
	0	1	
CR# A	SRC0	SRC2	SATA
CR# B	LCDCCLK	SRC4	LAN
CR# C	SRC0	SRC2	N/A
CR# D	LCDCCLK	SRC4	N/A
CR# E	SRC6		MINI2
CR# F	SRC8		N/A
CR# G	SRC9		MINI1
CR# H	SRC10		MCH

QUANTA COMPUTER



Title: **CLOCK GENERATOR CK505**

Size	Document Number	Rev
	ZH7	1A
Date:	Monday, May 25, 2009	Sheet 2 of 31


Dr-Bios.com

Penryn SFF - Host Bus (CPU)


1.2G	AJSLGASVT00
1.4G	AJSLGFMT00




Layout Note:
Place voltage divider within 0.5" of GTLREF pin




No use Thermal trip CPU side still PU 56ohm.
Use Thermal trip can share PU at SB side




Layout Note:
Place Resistor close to CPU with Shub, height < 200um



CPU FAN CTRL (THM)



CPU Thermal Monitor (THM)



QUANTA COMPUTER

Penryn SFF (Host Bus)/FAN/Thermal

Rev 1A

Monday, May 25, 2009

Sheet 3 of 31

Penryn SFF - Power (CPU)




QUANTA COMPUTER

Title: **Penryn SFF (Power)**

Size: Document Number **ZB7** Rev **1A**

Date: Friday, May 22, 2009 Sheet 4 of 31

Cantiga SFF - Host Bus (CLG)



Layout Note:
H_RCOMP trace should be
10-mil wide with 20-mil spacing.

HOST

Dr-Bios.com

QUANTA COMPUTER

Title: Cantiga SFF (Host Bus)


Size: Document Number ZH7

Date: Friday, May 22, 2009

Sheet 5 of 31

Rev 1A

Cantiga SFF - DDRII (CLG)



Dr-Bios.com

QUANTA COMPUTER

Title: Cantiga SFF (DDRII)


Size	Document Number	Rev
	ZH7	1A

Date: Friday, May 22, 2009 Sheet 7 of 31

Cantiga SFF - VCC/NCTF (CLG)

Ivcc internal VGA 2.4A
(Shape or 140mils)

VCC 2200mA



VCC CORE


POWER

VCC NCTF

DDR2-667 2.6A
DDR2-800 3A
(Shape or 140mils)

U17G

UMA 9.6A(GM45)
(Plane or shape)




VCC SM

VCC GFX NCTF

VCC_AXG 7700mA


VCC GFX

VCC SM LF




VCC GFX

VCC SM LF





VCC SM LF1 to VCC SM LF7




AU45 VCCSM LF1
BF52 VCCSM LF2
BB38 VCCSM LF3
BA19 VCCSM LF4
BE9 VCCSM LF5
A09 VCCSM LF6
AL9 VCCSM LF7




10mil




Layout Note:
Inside GMCH cavity.



Close to GMCH
Layout Note:
370 mils from edge.





1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +VGFx_CORE_INT with 100ohm and VSS_AXG_SENSE PD with 100ohm for Intel suggest



Cantiga SFF (VCC/NCTF)	
Title	Document Number ZH17
Date: Friday, May 22, 2009	Sheet 8 of 31
Rev 1A	

Cantiga SFF - Power (CLG)






QUANTA COMPUTER

File: **Cantiga SFF (Power)**

Size	Document Number	Rev
	ZH7	1A

Date: Monday, May 25, 2009 Sheet 9 of 31

Cantiga SFF - GND (CLG)


**QUANTA
COMPUTER**

Title: **Cantiga SFF (GND)**

Size	Document Number	Rev
	ZH7	1A


Date: Friday, May 22, 2009 Sheet 10 of 31

RTC CRYSTAL




(Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05)
 Low = Internal VR Disabled
 High = Internal VR Enabled(Default)

RESET JUMP





ICH_SATA_LED#
 0 PCIe Lane Reversed
 1 PCIe Straight(default)

ICH9M SFF - Host,SATA,HDA (CLG)




Place within 500mils of ICH9 ball

HD Audio Interface




RTC BATTERY (RTC)



South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD	
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.	
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	ICH_TP3	HDA_SDOUT	Description
			0	0	RSVD
			0	1	Enter XOR Chain
			1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1			



QUANTA COMPUTER

Title: **ICH9M SFF (Host/SATA/HDA)**

Size: Document Number **ZH7** Rev **1A**

Date: Monday, May 25, 2009 Sheet 11 of 31

ICH9M SFF - USB/PCIE/DMI (CLG)


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD						
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0							
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	GNT2# T6						
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# T4						
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI T11						
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI(Default)</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI(Default)	GNT0# T2
PCI_GNT#0	SPI_CS#1	Boot Location								
0	1	SPI(Default)								
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	SPI_CS1# T10
PCI_GNT#0	SPI_CS#1	Boot Location								
1	0	PCI								

PCI PULL-UP



USBOC# PULL-UP




QUANTA COMPUTER

File: **ICH9M SFF (USB/PCIE/DMI)**





Size	Document Number	Rev
	ZH7	1A

Date: Friday, May 22, 2009 Sheet 8 of 31

ICH9M SFF - PM/GPIO/SMB (CLG)



REV: B change R92 to short pad



South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
PCBEEP	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL T12

QUANTA COMPUTER


Title: **ICH9M SFF (PM/GPIO/SMB)**

Size: Document Number **ZH7** Rev **1A**

Date: Monday, May 25, 2009 Sheet 13 of 31

Dr-Bios.com

ICH9M SFF - Power/GND (CLG)



Dr-Bios.com

QUANTA COMPUTER

Title: **ICH9M SFF (Power/GND)**






Size: **ZH7**

Date: **Monday, May 25, 2009**

Sheet: **14** of **31**

Rev: **1A**

DDRII SO-DIMM (DDR)



Reverse Type H: 5.2mm
SMBus address A0


QUANTA COMPUTER

Title: **DDRII SO-DIMM**






Size: Document Number
ZH7

Date: Tuesday, May 26, 2009 Sheet 15 of 31 Rev **1A**

DDRII SO-DIMM (DDR)



PC4800 DDR2 SDRAM SO-DIMM (200P)













Standard Type H: 5.2mm

**QUANTA
COMPUTER**

DDRII SO-DIMM

Title		Rev	
DDRII SO-DIMM		1A	
Size	Document Number		
	ZH7		
Date:	Friday, May 22, 2009	Sheet	16 of 31

Codec ALC269X (ADO)



REV: B Change Q15 from 2N7002 to DTC144EU for speaker function.

REV: B Change del R341


QUANTA COMPUTER

File: **Codec ALC269X**


Size	Document Number	Rev
	ZH7	1A

Date: Monday, May 25, 2009 Sheet 17 of 31


EC WPCE775LA0DG (KBC)



ACER ID




SPI FLASH




SPI Flash Source	P/N
Winbond W25X16AVSIC	AKE58ZP0N01
MXIC MX25L1608AM1C-UC	AKE37P0Z13
ROHM RS2516-100HIP	AKE58ZV000
AMIC A25L016	AKE58ZV0800


GREEN ADAPTER CIRCUIT




POWER SWITCH




HWPG



I/O ADDRESS SETTING





SM BUS PU







QUANTA
COMPUTER


Title: EC WPCE775LA0DG
Size: Document Number
ZH7
Date: Tuesday, May 26, 2009 Sheet 18 of 31

Mini Card1-WLAN/WMAX(MPC)



Mini Card2-3G(MNC)






QUANTA COMPUTER

Title: **MINI PCIE (WLAN/WMAX/3G)**


Size	Document Number	Rev
	ZH7	1A
Date:	Monday, May 25, 2009	Sheet 19 of 31

Dr-Bios.com

MB USB (USB)




2.5" SATA HDD(HDD)



0.94A (80mils)


HOLE (EXC)




		QUANTA COMPUTER	
Title USB/HDD/HOLE			
Size	Document Number	Rev	
	ZH7	1A	
Date:	Monday, May 25, 2009	Sheet	20 of 31

Dr-Bios.com


Keyboard(KBC)



BuleTooth (BTM)



LED D/B (UIF)





Check P/N footprint


擺放要靠近CN910

WLAN_LED#	C427	*220P/50V_4
3G_EC_LED#	C428	*220P/50V_4
BATLED0#	C429	*220P/50V_4
BATLED1#	C424	*220P/50V_4
KILL_SW_BT#	C423	*220P/50V_4
KILL_SW_WL#	C422	*220P/50V_4
KILL_SW_3G#	C421	*220P/50V_4




Touch Pad D/B (TPD)



Card Reader/USB DB CONNECTER(MMC)/Power Connector



CRT D/B (UIF)



QUANTA COMPUTER


Title: **KB/BT/PR/TP/LAN/LED/CR Connects**

Size: **ZH7** Document Number: **1A**


Date: **Monday, May 25, 2009** Sheet: **21** of **31**

Dr-Bios.com

Charger(DCD)



QUANTA COMPUTER		
Title: CHARGER (ISL88731)		
Size	Document Number	Rev
	ZH7	1A
Date: Tuesday, May 26, 2009	Sheet	23 of 30




OCP : 4.3A

OCP : 4.5A

AO4932 Rds=15.8~19.6mOhm
 +5VPCU OCP:4.3A 400K
 $L(\text{ripple current}) = (19-5) * 5 / (3.3u * 400k * 19) \sim 2.791A$
 $I_{ocp} = 4.3 - (2.791/2) \sim 2.9045A$
 $V_{th} = 2.9045A * 19.6mOhm = 56.9282mV$
 $R(I_{lim}) = (56.9282mV * 10) / 5uA \sim 113.8K = 118K$

AO4932 Rds=15.8~19.6mOhm
 +3VPCU OCP:4.5A 500K
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (3.3u * 500k * 19) \sim 1.653A$
 $I_{ocp} = 4.5 - (1.653/2) \sim 3.6735A$
 $V_{th} = 3.6735A * 19.6mOhm = 72mV$
 $R(I_{lim}) = (72mV * 10) / 5uA \sim 144K = 143K$



0.94A

2.17A


0.825A

0.345A


0.002A

Dr-Bios.com

QUANTA COMPUTER
 Title: **SYSTEM 5V/3V (RT8206B)**
 Size: Document Number: **ZH7** Rev: **1A**
 Date: Monday, May 25, 2009 Sheet: 24 of 30



VID 1.0V



Pin 41 is GND Pin

OCP: 14A

QUANTA COMPUTER


Title: **VCore (ISL6261A)**

Size: Document Number **ZH7** Rev **1A**

Date: Monday, May 25, 2009 Sheet 25 of 30

Dr-Bios.com

DDR 1.8V(DCD)



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$


AO4710 $R_{dson}=11.7\sim 14.2m\Omega$
 $L(\text{ripple current}) = (19-1.8) \times 1.8 / (1\mu \times 400k \times 19) \sim 4.074A$
 $V_{th} = (10-2.037) \times 14.2m\Omega = 0.113V$
 $RILIM = 0.113 / 10\mu A = 11.3K$
 $(10\mu \times PR94) / R_{dson} + \Delta I / 2 = I_{ocp}$

QUANTA COMPUTER

Title: **DDR 1.8V (RT8207A)**

Size	Document Number	Rev
	ZH7	1A


Date: Monday, May 25, 2009 Sheet 26 of 30





$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AOL1412 $R_{dson} = 4.6m\Omega$
OCP = 16 - 0.8A
L(ripple current)
 $= (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.646A$
 $4.6m * 12 = RILIM * 20\mu A$
 $RILIM = 2.76K \text{ --- } 2.8K$

$VOUT = (1 + R1/R2) * 0.75$
 1V_FB


QUANTA COMPUTER
 Title: **VCCP 1.05V (RT8202A)**
 Size: Document Number **ZH7** Rev **1A**
 Date: Monday, May 25, 2009 Sheet 27 of 30

Discharger/1.5V(DCD)



		QUANTA COMPUTER
Title: Discharge/1.5V		
Size	Document Number	Rev
	ZH7	1A
Date:	Monday, May 25, 2009	Sheet 28 of 30

Dr-Bios.com

EC GPIO Setting

Pin Name	Net Name	Setting	Description
GPIO1	ACIN	GPI	EC Detect AC Adapter State
GPIO3	NBSWON#	GPI	Pwr switch in
GPIO4/AD5		GPI	No used
GPIO5/AD4		GPI	No used
GPIO6	LID#	GPI	Reserved for Lid function
GPIO7	SUSB#	GPI	S.B sleep S3 pin
GPIO10/LPCFD#		GPI	No used
GPIO11/CLKRUN#	CLKRUN#	O	Clock Run
GPIO12/PSDA13	KILL_SW_BTF#	GPI	Detect hole tooth enable/disable
GPIO13/C_PWM	PWR_LED#	GPI	Power on LED drive
GPIO14/TB1	FANSIG	GPI	To detect FAN speed
GPIO15/A_PWM	CONTRAST	O	EC PWM for Panel Brightness
GPIO16/CIRTX		GPI	No used
GPIO17/SCL1	MBCLK	O	SMBus Clock for M/B
GPIO20/T_A2		GPI	No used
GPIO21/B_PWM	NUMLED#	O	Number Lock LED drive
GPIO22/SDA1	MBDATA	I/O	SMBus Data for M/B
GPIO23/SCL3	3ND_MBCLK	O	SMBus Clock for acer ID flash
GPIO24/LDRQ#	EC_FPBACK#	GPO	Panel back light control
GPIO25/PSCLK3	MAINON	GPO	Turn On/Off main power
GPIO26/PSCLK1		GPI	No used
GPIO27/PSDA12	BT_POWERON#	GPO	Turn On/Off bluetooth power
GPIO30/CIRTX2		GPI	No used
GPIO31/SDA3	3ND_MBDATA	I/O	SMBus Data for acer ID flash
GPIO32/D_PWM	BATLED0#	GPO	Battery status LED drive
GPIO33/H_PWM	BATLED1#	GPO	Battery status LED drive
GPIO34/CIRRX1		GPI	No used
GPIO35/PSDAT1	TPDATA	O	PS2 data for touch pad
GPIO36/TB3	VRON	GPO	Turn On/Off CPU Power
GPIO37/PSCLK1	TPCLK	O	PS2 clock for touch pad
GPIO40/F_PWM	SUSLED	GPO	S3 state LED drive
GPIO42/TCK	3G_WAKE_2	GPI	No used
GPIO43/TMS	AMP_MUTE#	GPO	Turn On/Off Audio Amplifier
GPIO44/TD1		GPI	No used
GPIO45/E_PWM	CPUFAN#	O	EC PWM for Fan Module
GPIO46/cirrxm/trst#	3G_WAKE_1	GPI	3G wake up
GPIO47/SCL4		GPI	No used
GPIO50/TDO	D/C#	GPO	Battery charge / discharge control
GPIO51/TA3	SS_ON	GPO	Turn On/Off SS Power plane
GPIO52/cirt2/trd#	PCIE_WAKE#_EC	GPI	No used
GPIO53/SDA4	EC_SCI#	O	EC SCI
GPIO54/ECSCF	ECDB_CLOCK	GPI	No used
GPIO55/CLKOUT	ECDB_CLOCK	GPI	No used
GPIO56/TA1		GPI	No used
GPIO57/KBSOUT17	KILL_SW_WL#	GPI	Detect mini card 1 (WLAN) enable/disable
GPIO60/KBSOUT16	KILL_SW_3G#	GPI	Detect mini card 2 (3G) enable/disable
GPIO61/KBSOUT15	MY15	O	Keyboard scan output
GPIO62/KBSOUT14	MY14	O	Keyboard scan output
GPIO63/KBSOUT13	MY13	O	Keyboard scan output
GPIO64/KBSOUT12	MY12	O	Keyboard scan output
GPIO65/SMH#	EC_SMI#	O	EC SMI
GPIO66/G_PWM	CAPSLD#	O	Caps Lock LED drive
GPIO67/PWUREQ	USB_EN#	GPO	USB power enable/disable
GPIO70/IRRX2_IRSL0	SUSC#	GPI	S.B sleep S4 pin
GPIO71/IRTX/SOUT2	PWROK_EC	GPO	System Power Good for PCI Reset
GPIO72/IRRX/SHN2	EC_RSMRST#	GPO	S.B Resume Power Reset
GPIO73/SCL2	2ND_MBCLK	O	SMBus Clock for CPU thermal
GPIO74/SDA2	2ND_MBDATA	I/O	SMBus Data for CPU thermal
GPIO75/SPI_SCK	PCI_RESET	GPO	PLT RS7# enable/disable for mini card 2
GPIO76/SPI_DOSHBM	3G_EN	GPI	Mini card 2 (3G) enable/disable
GPIO77/SPI_DI	CRT_SENSE#	GPI	To detect CRT
GPIO81	NBSWON#	GPO	S.B Power button Event
GPIO82/TRIS#		GPI	No used
GPIO83/SOUT_CR/BADDR1	nR_SOUT_CR	GPI	No used (Address Setting)
GPIO84/BADDR0	BADDR0	GPI	No used (Address Setting)
GPIO87/CIRRRXMSIN_CR	RF_EN	GPO	Mini card 1 (WLAN) enable/disable
GPIO90/AD0	TEMP_MBAT	I	EC detect battery state
GPIO91/AD1		GPI	No used
GPIO92/AD2	TPD_TRIP	GPI	No used
GPIO93/AD3	ICMNT	I	EC detect system current in AC mode
GPIO94/AD0		GPI	No used
GPIO95/DA1		GPI	No used
GPIO96/DA2		GPI	No used
GPIO97/DA3		GPI	No used

ICH9M GPIO Setting

Pin Name	Power	ICH9M Default	Net Name	Description	Setting	Internal PU/PD	External PU/PD
GPIO0/PMSYNC#	Core	GPI	PM_SYNC#	Power Management Sync	O		
GPIO1	Core	GPI	EC_SMI#	EC SMI	GPI		PU 10KΩ to +3V
GPIO2/PIROE#	Core	GPI	INTE#	No used	GPI		PU 10KΩ to +3V
GPIO3/PIROF#	Core	GPI	INTF#	No used	GPI		PU 10KΩ to +3V
GPIO4/PIROG#	Core	GPI	INTG#	No used	GPI		PU 10KΩ to +3V
GPIO5/PIROH#	Core	GPI	INTH#	No used	GPI		PU 10KΩ to +3V
GPIO6	Core	GPI	LID#_ICH	Lid function	GPI		PU 10KΩ to +3V
GPIO7	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO8	SS	GPI	EC_SCI#	EC SCI interrupt	GPI		PU 10KΩ to +3V SS
GPIO9/WOL_EN	SS	GPI	ICH_GPIO9	No used	GPI		PU 10KΩ to +3V SS
GPIO10/SUS_PWR_ACK	SS	GPI	ICH_GPIO10	No used	GPI		PU 10KΩ to +3V SS
GPIO11/SMBALERT#	SS	Native	ICH_GPIO11	No used	GPI		PU 10KΩ to +3V SS
GPIO12/LAN_PHY_PWR_CTRL	SS	GPO	ICH_GPIO12	No used	GPI		PU 10KΩ to +3V SS
GPIO13	SS	GPI	ICH_GPIO13	No used	GPI		PU 10KΩ to +3V SS
GPIO14/AC_PRESENT	SS	GPI	ICH_GPIO14	No used	GPI		PU 10KΩ to +3V SS
GPIO15/STP_PC#	SS	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO16/DPRSLPVR	Core	Native	DPRSLPVR	Deeper Sleep-Voltage Regulator	O	PD 20KΩ	
GPIO17	Core	GPI	BORAD_ID0	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO18	Core	GPO	BORAD_ID1	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO19/SATA1GP	Core	GPI	ICH_GPIO19	No used	GPI		PU or PD 10KΩ to +3V
GPIO20	Core	GPO		No used	GPO	PD 20KΩ	
GPIO21/SATA0GP	Core	GPI	BORAD_ID2	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO22/SCLK0	Core	GPI	BORAD_ID3	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO23/LDRQ1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO24/MEM/LED	SS	GPO		No used	GPO		
GPIO25/STP_CPU#	SS	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO26/S4_STATE#	SS	Native		No used	GPO		
GPIO27	SS	GPO		No used	GPO		
GPIO28	SS	GPO		No used	GPO		
GPIO29/OC5#	SS	Native	USBOC5#	No used	GPI		PU 10KΩ to +3V SS
GPIO30/OC6#	SS	Native	USBOC6#	No used	GPI		PU 10KΩ to +3V SS
GPIO31/OC7#	SS	Native	USBOC7#	No used	GPI		PU 10KΩ to +3V SS
GPIO32/CLKRUN#	Core	GPO	CLKRUN#	PCI Clock Run	I		PU 8.2KΩ to +3V
GPIO33/HDA_DOCK_EN#	Core	GPO		No used	GPO	PU 20KΩ	
GPIO34/HDA_DOCK_RST#	Core	GPO		No used	GPO		
GPIO35/SATA_CLKREQ#	Core	GPO	CLKREQ#_SATA	SATA Clock Request	O		PU 10KΩ to +3V
GPIO36/SATA4GP	Core	GPI	ICH_GPIO36	No used	GPI		PU 10KΩ to +3V
GPIO37/SATA5GP	Core	GPI	ICH_GPIO37	No used	GPI		PU 10KΩ to +3V
GPIO38/SLOAD	Core	GPI	ICH_GPIO38	No used	GPI		PU 10KΩ to GND
GPIO39/SDATAOUT0	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO40/OC1#	SS	Native	USBOC1#	No used	GPI		PU 10KΩ to +3V SS
GPIO41/OC2#	SS	Native	USBOC2#	No used	GPI		PU 10KΩ to +3V SS
GPIO42/OC3#	SS	Native	USBOC3#	No used	GPI		PU 10KΩ to +3V SS
GPIO43/OC4#	SS	Native	USBOC4#	No used	GPI		PU 10KΩ to +3V SS
GPIO44/OC8#	SS	Native	USBOC8#	No used	GPI		PU 10KΩ to +3V SS
GPIO45/OC9#	SS	Native	USBOC9#	No used	GPI		PU 10KΩ to +3V SS
GPIO46/OC10#	SS	Native	USBOC10#	No used	GPI		PU 10KΩ to +3V SS
GPIO47/OC11#	SS	Native	USBOC11#	No used	GPI		PU 10KΩ to +3V SS
GPIO48/SDATAOUT1	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO49	Core	GPO	DMI_TERM_SEL	No used	GPO	PU 20KΩ	
GPIO50/REQ1#	Core	Native	REQ1#	No used	GPI		PU 10KΩ to +3V
GPIO51/GNT1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO52/REQ2#	Core	Native	REQ2#	No used	GPI		PU 10KΩ to +3V
GPIO53/GNT2#	Core	Native		No used	GPI	PU 20KΩ	
GPIO54/REQ3#	Core	Native	REQ3#	No used	GPI		PU 10KΩ to +3V
GPIO55/GNT3#	Core	Native		No used	GPI	PU 20KΩ	
GPIO56	SS	GPI	ICH_GPIO56	No used	GPI		PU 10KΩ to +3V SS
GPIO57	SS	GPI	ICH_GPIO57	No used	GPI		PD 100KΩ to GND
GPIO58/SPI_CS1#	SS	GPI	SPI_CS1#	No used	GPI	PU 20KΩ	
GPIO59/OC0#	SS	Native	USBOC0#	No used	GPI		PU 10KΩ to +3V SS
GPIO60/LINKALERT#	SS	Native	ICH_GPIO60	No used	GPI		PU 10KΩ to +3V SS

CK505 Clock Setting Table

Differential CPU Clock			
Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	
CPU_0#	60	CLK_CPU_BCLK#	Differential CPU clock
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock			
Pin Name	Pin	Net Name	Description
SRC0/DO196	20	DREFCLK	
SRC0/DO196#	21	DREFCLK#	96MHz DOT clock for NB GS45
LCDCCLK/27M	24	DREFSSCLK	
LCDCLK#27M_SS	25	DREFSSCLK#	Clock output for NB GS45 graphic controller
SRC2	28	PECLK_SATA	
SRC2#	29	PECLK_SATA#	Differential Serial Reference Clock for SB ICH9M SATA
SRC3/CR#_C	31	PECLK_ICH	
SRC3/CR#_D	32	PECLK_ICH#	Differential Serial Reference Clock for SB ICH9M
SRC4	34	PECLK_LAN	
SRC4#	35	PECLK_LAN#	Differential Serial Reference Clock for on board LAN
SRC6	48	PECLK_MINI2	
SRC6#	47	PECLK_MINI2#	Differential Serial Reference Clock for Mini Card 2
SRC7/CR#_F	51		No use
SRC7/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SRC8/CPU_TTP	54		No use
SRC8#CPU_TTP#	53		No use
SRC9	37	PECLK_MINI	
SRC9#	38	PECLK_MINI#	Differential Serial Reference Clock for MINI CARD 1
SRC10	41	PECLK_3GPL	
SRC10#	42	PECLK_3GPL#	Differential Serial Reference Clock for NB GS45
SRC11/CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SRC11#CR#_G	39	CLKREQ#_MINI	Clock Request for Mini Card 1 (SRC9)

PCI Clock			
Pin Name	Pin	Net Name	Description
PC10/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PC11/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PC12	11	PCLK_DEBUG	PCI clock for debug card
PC13	12		No use
PC14	13	PCLK_EC	PCI clock for EC
PC15	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock			
Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table			
CLKREQ#	MAPPING	Control	
CR#_A	SRC0	SRC2	SATA
CR#_B	LCDCCLK	SRC4	LAN
CR#_C	SRC0	SRC2	N/A
CR#_D	LCDCCLK	SRC4	N/A
CR#_E		SRC6	MINI2
CR#_F		SRC8	N/A
CR#_G		SRC9	MINI1
CR#_H		SRC10	MCH



QUANTA
COMPUTER

Title: **Schematic Setting**

Size	Document Number	Rev
	ZH7	1A

Date: Monday, May 18, 2009 Sheet 31 of 31