


# ZQG/ZQE SYSTEM DIAGRAM

**PCB STACK UP**

LAYER 1 : TOP  
 LAYER 2 : GND  
 LAYER 3 : IN1  
 LAYER 4 : IN2  
 LAYER 5 : VCC  
 LAYER 6 : BOT

IV@ ----> iGPU / PWW control  
 SW@ ----> Switchable iGPU & dGPU  
 SWS@ ----> VRAM / Strap / BACO option  
 SP@ ----> Board ID / VBIOS option / CPU



**CPU**

CHARGER (ISL88731A) PAGE 32

AMD CPU CORE (ISL6265) PAGE 34

**NB**

NB\_CORE (UP6111AQDD) PAGE 36

0.9V/DDR 1.5V(RT8207) PAGE 37

SYSTEM 5V/3V (RT8206) PAGE 33

1.1V(UP6111AQDD) PAGE 35

Discharge /Thermal protec PAGE 40


**Quanta Computer Inc.**  
 PROJECT : ZQG

Size Document Number Rev 1A  
 Block Diagram  
 Date: Monday, November 01, 2010 Sheet 1 of 41

Dr-Bios.com












This page is different AMD Nile



0902-- change value from 1uF to 1nF

**Quanta Computer Inc.**  
**PROJECT : ZQG**

Size	Document Number	Rev
	<b>ONTARIO MEM &amp; PCIE I/F(1/3)</b>	1A
Date:	Monday, November 01, 2010	Sheet 3 of 41







**Quanta Computer Inc.**  
**PROJECT : ZQG**  
 Size Document Number **ONTATIO DISPLAY/CLK/MI(2/3)** Rev 1A  
 Date Monday, November 01, 2010 Sheet 4 of 41



0830--P/N and footprint are follow ZR7B









- +1.5V\_SUS 3,5,7,30,37,39
- +0.75V\_DDR\_VTT 7,37
- +3V 4,5,7,9,10,11,12,16,17,20,21,23,25,26,29,30,31,33,34,35,36,37,38,39,40



Dr-Bios.com

**Quanta Computer Inc.**  
PROJECT : ZQG



Size	Document Number	Rev
	<b>DDR3 SO-DIMM (STD)</b>	1A
Date:	Monday, November 01, 2010	Sheet 6 of 41



**Quanta Computer Inc.**  
PROJECT : ZQG



Size	Document Number	Rev
	<b>DDR3 SO-DIMM (STD)</b>	1A
Date:	Monday, November 01, 2010	Sheet 7 of 41

This page is different AMD Nile expect RTC circuit




- PCIE\_VDD# 11
- +3V\_S5 9,10,11,12,22,28,29,30,33
- +3VPCU 20,29,30,31,32,33,39
- +5VPCU 33,34,35,40

PLACE THESE PCIE AC COUPLING CAPS CLOSE TO U41



### RTC



Del Q33,R434,R435,R444 from BOM, ZQE no support RTC charge circuitry.

CR2032 with cable  
AHL03003004  
AHL03003032  
AHL03003037 , AHL03001044

CR2032 (Non-Chargeable)  
AHL03003014  
AHL030M0009

INTRUDER\_ALERT# Left not connected (Southbridge has 50-kohm internal pull-up to VBAT).



**Quanta Computer Inc.**

**PROJECT : ZQG**



Size Document Number **HUDSON PCIE/LPC/CPU IF(1/5)** Rev 1A

Date: Monday, November 01, 2010 Sheet 8 of 41








SB/PWR\_GOOD / VDDIO\_33\_5




To Azalia HD audio interface is 3.3V5 voltage



System PWR\_OK(CLG)



# Dr-Bios.com



Hudson M1 Part 4 of 5

ACPI/WAKE UP EVENTS

USB 1.1 USB MISC

GPIO

USB OC

HD AUDIO

GBE LAN

EMBEDDED CTRL

USB 2.0

USB 3.0


USB 3.1

USB 3.2

+3V 4.5,6,7,10,11,12,16,17,20,21,23,25,26,29,30,31,33,34,35,36,37,38,39,40

+3V\_S5 6,10,11,12,22,26,29,30,33

This page is different AMD Nile



has checked with AMD FAE already--Allen

GPIO200	GPIO199
H,H = Reserved	H,L = SPI ROM (DEFAULT)
L,H = LPC ROM	L,L = FW H ROM








SATA PORT 0,1,2,3  
can support AHCI  
mode

PLACE SATA AC COUPLING  
CAPS CLOSE TO HUDSON M1



XTLVDD\_SATA-- SATA  
crystal power  
PLVDD\_SATA--  
SATA PLL  
POWER

PLACE SATA\_CAL RES  
VERY CLOSE TO BALL  
OF HUDSON M1




0831--add circuit




10

This page is different AMD Nile



MB ID

<b>CPU THERMAL</b>	<b>GPIO52</b>		<b>GPIO57</b>
External	1	( Dis ) SW	1
SB-TSI	0	UMA	0
<b>SB8XX Hold Time</b>	<b>GPIO53</b>		<b>GPIO58</b>
1.2V	1	VRAM - 800	1
1.1V	0	VRAM-900	0
<b>DU1/MK2</b>	<b>GPIO56</b>		<b>GPIO182</b>
MK2.0 AMD	1	PX4.0	1
DU1.0 AMD	0	PX3.0	0




Dr-Bios.com

This page is different AMD Nile

- +3V 4,5,6,7,9,10,12,16,17,20,21,23,25,26,29,30,31,33,34,35,36,37,38,39,40
- +1.1V 30,35
- +3V\_S5 8,9,10,12,22,28,29,30,33
- +1.1V\_S5 30,35
- AVDD\_SATA\_10
- VDDIO\_AZ\_12

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



Hudson M1		GROUND	
Y14	VSSIO_SATA_1	VSS_1	AJ2
Y16	VSSIO_SATA_2	VSS_2	AJ8
AB18	VSSIO_SATA_3	VSS_3	AJ3
AC14	VSSIO_SATA_4	VSS_4	E5
AE12	VSSIO_SATA_5	VSS_5	D23
AE14	VSSIO_SATA_6	VSS_6	E26
AF9	VSSIO_SATA_7	VSS_7	E6
AE11	VSSIO_SATA_8	VSS_8	F24
AE13	VSSIO_SATA_9	VSS_9	NH5
AE16	VSSIO_SATA_10	VSS_10	R13
AG8	VSSIO_SATA_11	VSS_11	R17
AH7	VSSIO_SATA_12	VSS_12	T10
AH11	VSSIO_SATA_13	VSS_13	P10
AH13	VSSIO_SATA_14	VSS_14	V11
AH16	VSSIO_SATA_15	VSS_15	L15
AJ7	VSSIO_SATA_16	VSS_16	M18
AJ11	VSSIO_SATA_17	VSS_17	V19
AJ13	VSSIO_SATA_18	VSS_18	M11
AJ16	VSSIO_SATA_19	VSS_19	L12
		VSS_20	L18
		VSS_21	J7
		VSS_22	P3
		VSS_23	V4
		VSS_24	AD6
		VSS_25	AD7
		VSS_26	AC9
		VSS_27	V8
		VSS_28	V9
		VSS_29	W10
		VSS_30	AJ28
		VSS_31	B29
		VSS_32	L4
		VSS_33	Y18
		VSS_34	Y10
		VSS_35	Y12
		VSS_36	Y11
		VSS_37	AA11
		VSS_38	G4
		VSS_39	J4
		VSS_40	G8
		VSS_41	G9
		VSS_42	M12
		VSS_43	AF25
		VSS_44	H7
		VSS_45	AH29
		VSS_46	Y10
		VSS_47	P6
		VSS_48	N4
		VSS_49	N5
		VSS_50	L4
		VSS_51	L8
		VSS_52	
		VSS_53	
		VSS_54	
		VSS_55	
		VSS_56	
		VSS_57	
		VSS_58	
		VSS_59	
		VSS_60	
		VSS_61	
		VSS_62	
		VSS_63	
		VSS_64	
		VSS_65	
		VSS_66	
		VSS_67	
		VSS_68	
		VSS_69	
		VSS_70	
		VSS_71	
		VSS_72	
		VSS_73	
		VSS_74	
		VSS_75	
		VSS_76	
		VSS_77	
		VSS_78	
		VSS_79	
		VSS_80	
		VSS_81	
		VSS_82	
		VSS_83	
		VSS_84	
		VSS_85	
		VSS_86	
		VSS_87	
		VSS_88	
		VSS_89	
		VSS_90	
		VSS_91	
		VSS_92	
		VSS_93	
		VSS_94	
		VSS_95	
		VSS_96	
		VSS_97	
		VSS_98	
		VSS_99	
		VSS_100	


Dr-Bios.com



**OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.**

internal have pull Hi 10K , confirm AMD ward this pull Hi not need

## REQUIRED STRAPS




PCI\_CLK4 CPU/NB HT Clock Selection  
0 V - Reserved.  
3.3 V - Required setting for integrated clock mode.  
This strap is not used if the strap CLKGEN is configured for external clock generator mode.

VDDIO\_AZ 11  
+3V 4,5,6,7,9,10,11,16,17,20,21,23,25,26,29,30,31,33,34,35,36,37,38,39,40  
+3V\_S5 8,9,10,11,22,28,29,30,33

## DEBUG STRAPS

HUDSON-M1 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



## REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
<b>PULL HIGH</b>	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (Default)	
<b>PULL LOW</b>	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM	



Dr-Bios.com

**Quanta Computer Inc.**  
 PROJECT : ZQG  
 Size Document Number  
**HUDSON STRAPS/PWRGD(5/5)**  
 Date: Monday, November 01, 2010 Sheet 12 of 41 Rev 1A

U15A




PCI EXPRESS INTERFACE



For Madison and Park the PWRGOOD ball must be connected to ground

NC#1 AJ21  
 NC#2 AK21  
 PWRGOOD AH16  
 R76 SW@10K 4



**Quanta Computer Inc.**  
 PROJECT : ZQG




Size	Document Number	Rev
	<b>SeymourPCIE 1/6</b>	1A
Date:	Monday, November 01, 2010	Sheet 13 of 41

### GPU Power-on sequence


- 1 => +3V\_D
- 2 => +VGPU\_CORE
- 3 => +1V
- 4 => +1.5V\_GPU
- 5 => +1.8V\_GPU
- 6 => dGPU\_PWROK

1.8V GPIO

3.3V GPIO



# Dr-Bios.com



MEM_CALRNP0	stuff
MEM_CALRNP1	stuff
MEM_CALRNP2	stuff

DDR3/GDDR3 Memory Stuff Option


	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

C	Ra	Rb	Rc
120pF	51 ohm	10 ohm	5K ohm






NOTE : DPD is NA on Park, Robson and Seymour.




### Support BACO Mode

BACO MODE : Board ID / BACO part / Del Ra



**PIN STRAPS**



C08 : to solve the HDMI issue , remove R112,R118 from BOMs

Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

C02 : to solve the Power DVD issue , setting size to 256MB


ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	00	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


**DDR3 Memory Aperture size**

Vendor	Vendor P/N	STN B/S P/N	Total Memory Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	ZQE/JG
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW05 (64M*16)	1GB ( 900 Mhz)	1	1	0	V
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1GB ( 800 Mhz)	1	0	0	V
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	2GB	1	1	1	V
Samsung	K4W1G1646G-BC11	AKD5EGGT503 (64M*16)	1GB	0	1	0	
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1GB ( 800 Mhz)	0	0	0	V
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1	

**Thermal Sensor**



Address ID: 98H



RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.


**Quanta Computer Inc.**  
PROJECT : ZQG  
Seymour Strip/Thermal 6/6

Size	Document Number	Rev
		1A

Date: Monday, November 01, 2010 Sheet 18 of 41




# CHANNEL B: 512MB DDR3 (64M\*16\*4pcs)




BOT Down

TOP Down




TOP Up


BOT Up



Group-B0 VREF




Group-B1 VREF



MEM\_B0 CLK




Group-B0 decoupling CAP






MEM\_B1 CLK

**CRT**


**OPTION SIGNAL FROM NB to LVDS/CRT for UMA**




**LVDS(LDS)**




**Lid Switch (HSR)**



**LCD PW(LDS)**



**Backlight Control(LDS)**



Dr-Bios.com

**Quanta Computer Inc.**  
 PROJECT : ZQG


Size	Document Number	Rev
	CRT/LVDS/LID	1A
Date:	Monday, November 01, 2010	Sheet 20 of 41

# HDMI SDVO I2C Control



# HDMI HPD SENSE (HDM)

UMA use +3V for the detect pin  
Dis use +3V\_DELAY for the detect pin




# HDMI (HDM)


Close to HDMI Connector

EMI reserve for HDMI(EMC)


Close connector




DIS  
Stuff 499 ohm CS14992FB24




# HDMI PORT (HDM)




# Giga-LAN AR8151



# TRANSFORMER(LAN)




# RJ45(LAN)




Dr-Bios.com



### SATA HDD



### SATA ODD




		<b>Quanta Computer Inc.</b>	
		PROJECT : ZQG	
Size	Document Number	SATA-HDD/ODD/HOLE	
Date: Monday, November 01, 2010		Sheet 24 of 41	Rev 1A




# CARD READER Controller

# 2 IN 1 CARD READER (MMC)

30




Main	DFHS11FR011
Second	DFHS11FR033




Close to CNxx pin 14 & pin23  
4.7u CAP close to pin23

5/10 change Card Redaer conn  
footpirtnt sdcard-sdsn09-08-xa-11p-smt




CTRL0, CTRL1 trace length shorter,  
and surround with GND.



Clock input selection  
'1' for 48MHz input [Default]  
'0' for 12MHz input

crystal trace width needs at least 10 mils.

SD write protect  
1:decided by SDWP[Default]  
0:letting SD always  
write-able



## Port Configuration

- Notes:
- Port A: Headphone jack (jack shared with S/PDIF)
  - Port B: Internal MIC (mono or stereo)
  - Port C: Microphone/LI/LO jack
  - Port D: Line Out Jack (Optional)
  - Port E: Line In Jack (Optional)
  - Port F: Not used.
  - Port G: Internal stereo speakers
  - Port J: Internal stereo digital mic (Optional)
  - Port H: S/PDIF (jack shared with headphone)




AVDD\_3.3 pin is output of internal LDO. Do NOT connect to external supply.

Layout Note: Path from +5V to LPWR\_5.0 and RPWR\_5.0 must be very low resistance (<0.01 ohms).

Place bypass caps very close to device.

C10 : net PCBEEP connects with U11 by 10k ohm for AC pulg in ,out function.


1. The VDD\_IO and VAUX\_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FET option on this page if these supplies are not on same domain as HDA controller.
2. To support Wake-on-Jack, the codec VAUX\_3.3 pin must be powered from a Standby supply.
3. C309, C310, C311 are optional. Do not install unless needed for EM/SL.




**Quanta Computer Inc.**  
PROJECT : ZQG

Size	Document Number	Rev
	CONEXANT 20584	1A
Date	Monday, November 01, 2010	Sheet 26 of 41



**MIC**



**Internal Speaker**




**HP**




**Quanta Computer Inc.**  
**PROJECT : ZQG**

Size	Document Number	Rev
	<b>AUDIO JACK CONN</b>	1A
Date:	Monday, November 01, 2010	Sheet 27 of 41


### INT. USB(USB)




### EXT. USB(USB)




### BLUETOOTH V2.1 CONN(BTM)



### BLUETOOTH V3.0 CONN(BTM)







**Quanta Computer Inc.**  
PROJECT : ZQG

Size	Document Number	Rev
	<b>USB/BT</b>	1A
Date:	Monday, November 01, 2010	Sheet 28 of 41


# EE RETURN-PATH CAPACITORS(EMC)




# LED(UIF)






# HOLE(OTH)



# mini PCI




# cpu




CPU nut PN : FBBU1001010 x 3 @ SHOLE1~3

<b>Quanta Computer Inc.</b> PROJECT : ZQG		Rev
		1A
Size	Document Number	
<b>29 -- LED/ EMI/ Screw Hole&amp; Nut</b>		
Date:	Monday, November 01, 2010	Sheet 29 of 41


# K/B(KBC)




# CPU FAN(THM)



# TOUCHPAD BOARD CONN(TPD)



# Power Sequence





**Quanta Computer Inc.**  
PROJECT : ZQG

Size	Document Number	Rev
	<b>30 -- KB/TP/FAN</b>	1A
Date:	Monday, November 01, 2010	Sheet 30 of 41










**Quanta Computer Inc.**  
**PROJECT : ZQG**  
**SYSTEM 5V/3V (RT8206)**

Size	Document Number	Rev
		1A

Date: Monday, November 01, 2010 Sheet 33 of 41





+1.1V\_S5  
 1.1Volt +/- 5%  
 TDC : 3.02A  
 PEAK : 4A  
 OCP : 5A  
 Width : 120mil

$TON = 3.85p * RTON * Vout / (Vin - 0.5)$   
 $Frequency = Vout / (Vin * TON)$   
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$   
 $Frequency = 1 / (0.0036767) = 272K$

AO4710  $R_{dson} = 11.7 \sim 14.2m\Omega$   
**L(ripple current)**  
 $= (19 - 1.1) * 1.1 / (1u * 272k * 19)$   
 $\sim 3.81A$   
 $R_{th} = 14.2m\Omega * (5 - 1.905) / 200uA$   
 $= 2.194K$

$R_{ds} * OCP = R_{ILIM} * 20uA$   
 $VOUT = (1 + R1/R2) * 0.75$

+1.1V  
 TDC : 2.73A  
 PEAK : 3.64A  
 Width : 120mil

		<b>Quanta Computer Inc.</b> <b>PROJECT : ZQG</b>	
		Size Document Number	Rev 1A
<b>VCCP 1.1V(UP6111A)</b>		Date: Monday, November 01, 2010 Sheet 35 of 41	


C13

change PR169 PN from 0ohm to 430kohm for timing issue

C14 : stuff 10k ohm

C15 : change PR75 PN from 3.57k to 3.65k

+1V  
 1Volt +/- 5%  
 TDC : 6.5A  
 PEAK : 8.5A  
 OCP : 10A  
 Width : 260mil



$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * TON)$$

$$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO4710  $R_{dson} = 11.7 \sim 14.2m\Omega$

$L(ripple\ current)$   
 $= (19-1) * 1 / (1u * 272k * 19)$   
 $\sim 3.483A$

$R_{th} = 14.2m\Omega * (10 - 1.741) / 20uA$   
 $= 5.863K\Omega$

		<b>Quanta Computer Inc.</b> PROJECT : ZQG	
		<b>+1V(G5602)</b>	
Size	Document Number	Rev 1A	
Date:	Monday, November 01, 2010	Sheet	36 of 41



+0.75V\_DDR\_VTT  
 TDC : 0.56A  
 PEAK : 0.75A  
 Width : 40mil

+SMDDR\_VREF  
 TDC : 0.08A  
 PEAK : 0.1A  
 Width : 10mil


+1.5V\_SUS  
 1.5Volt +/- 5%  
 TDC : 8.6A  
 PEAK : 11.6A  
 OCP : 12A  
 Width : 360mil

$$V_{out} = (PR126/PR130) \times 0.75 + 0.75$$

L(ripple current)  
 $= (19-1.5) \times 1.5 / (1.5\mu \times 400k \times 19)$   
 $\sim 2.303A$   
 $V_{trip} = 12 - 1.1513 \times 14.2mohm = 0.15405V$   
 $R_{limit} = 0.154051 / 10\mu A = 15.405Kohm$



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



+VGPU\_CORE  
 1Volt +/- 5%  
 TDC : 10.65A  
 PEAK : 14.2A  
 OCP : 15A  
 Width : 440mil

Note: MAX8792 had integrate discharge design.

Seymour - XT		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.1V
1	0	1V
0	1	0.9V
1	1	0.85V


Ra	Rb	Rc	Rd	VREF
220K	110K	40.2K	49.9K	2V

Ra --> 220K/F\_4 (CS42202FB01) Rb --> 110K/F\_4 (CS41102FB13)  
 Rc --> 40.2K/F\_4 (CS34022FB15) Rd --> 49.9K/F\_4 (CS34992FB10)


**Quanta Computer Inc.**  
 PROJECT : ZQG  
 GPU CORE(MAX8792)

Size	Document Number	Rev
		1A


Date: Monday, November 01, 2010 Sheet 38 of 41




+1.8V  
1.8Volt +/- 5%  
TDC : 3A  
PEAK : 4A  
Width : 120mil



+1V\_GPU  
TDC : 2.5A  
Width : 100mil




+1.5V\_GPU  
TDC : 2.1A  
PEAK : 2.8A  
Width : 90mil




+1.8V\_GPU  
TDC : 1.41A  
PEAK : 1.88A  
Width : 60mil

**Quanta Computer Inc.**  
PROJECT : ZQG


Size	Document Number	Rev
	<b>+1.8V/+1V_GPU/+1.5V_GPU/+1.8V_GPU</b>	1A
Date:	Monday, November 01, 2010	Sheet 39 of 41




**Thermal protection**



For EC control thermal protection (output 3.3V)



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQG</b>		Rev
		1A
Size	Document Number	<b>Discharge /Thermal protection</b>
Date:	Monday, November 01, 2010	
		Sheet 40 of 41



MODEL	REV	CHANGE LIST	Page
ZQE/G M/B	3A	C01	1
			2
			3
			4
			5
			6
			7
			8
			9
			10
			11
			12
			13
			14
			15
			16
			17
			18
			19
			20
			21
			22
			23
			24
			25
			26
			27
			28
			29
			30
			31
			32
			33
			34
			35
			36
			37
			38
			39
			40
			41

Note :  
 1. Remove Jumper : JP7,JP11,JP1,JP2,JP3,JP4,JP5,JP6,JP8,JP9,JP10,JP12,JP13,JP14,JP15,JP16,JP17,JP18

<b>Quanta Computer Inc.</b>	
PROJECT : ZQG	
Size	Document Number
<b>CHANGE LIST - 3A</b>	
Date: Monday, November 01, 2010	Sheet 41 of 41