



JV50-PU Block Diagram

Project code: 91.4CH01.001
 PCB P/N : 48.4C901.001
 REVISION : 08252- -SB



SYSTEM DC/DC		ISL62392HR 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 (6A)		
SYSTEM DC/DC		TPS51124 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (7.5A)		
	1D2V_S0 (4A)		
SYSTEM DC/DC		RT8202 49	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (11A)		
	5V_S5		1D1V_M92
RT9025 49		RT9161 49	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0	2D5V_S0 (200mA)		
G957 49		G9161 49	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0	1D5V_S0 (1A)		
3D3V_S5	1D2V_S5 (400mA)		
CHARGER		MAX8731 50	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A		
	UP+5V 5V 100mA		
CPU DC/DC		ISL6265HR 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A		
	VCC_CORE_S0_1 0~1.55V 18A		
	VDDNB 0~1.55V 18A		




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **JV50-PU** Rev: **SB**


Date: Friday, December 19, 2008 Sheet 1 of 61



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB/PCIE Routing		
Size	Document Number	Rev
A3	JV50-PU	SB
Date: Friday, December 19, 2008	Sheet 2	of 61



State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V

- 8 HT_NB_CPU_CAD_H0
- 8 HT_NB_CPU_CAD_L0
- 8 HT_NB_CPU_CAD_H1
- 8 HT_NB_CPU_CAD_L1
- 8 HT_NB_CPU_CAD_H2
- 8 HT_NB_CPU_CAD_L2
- 8 HT_NB_CPU_CAD_H3
- 8 HT_NB_CPU_CAD_L3
- 8 HT_NB_CPU_CAD_H4
- 8 HT_NB_CPU_CAD_L4
- 8 HT_NB_CPU_CAD_H5
- 8 HT_NB_CPU_CAD_L5
- 8 HT_NB_CPU_CAD_H6
- 8 HT_NB_CPU_CAD_L6
- 8 HT_NB_CPU_CAD_H7
- 8 HT_NB_CPU_CAD_L7
- 8 HT_NB_CPU_CAD_H8
- 8 HT_NB_CPU_CAD_L8
- 8 HT_NB_CPU_CAD_H9
- 8 HT_NB_CPU_CAD_L9
- 8 HT_NB_CPU_CAD_H10
- 8 HT_NB_CPU_CAD_L10
- 8 HT_NB_CPU_CAD_H11
- 8 HT_NB_CPU_CAD_L11
- 8 HT_NB_CPU_CAD_H12
- 8 HT_NB_CPU_CAD_L12
- 8 HT_NB_CPU_CAD_H13
- 8 HT_NB_CPU_CAD_L13
- 8 HT_NB_CPU_CAD_H14
- 8 HT_NB_CPU_CAD_L14
- 8 HT_NB_CPU_CAD_H15
- 8 HT_NB_CPU_CAD_L15
- 8 HT_NB_CPU_CLK_H0
- 8 HT_NB_CPU_CLK_L0
- 8 HT_NB_CPU_CLK_H1
- 8 HT_NB_CPU_CLK_L1
- 8 HT_NB_CPU_CTL_H0
- 8 HT_NB_CPU_CTL_L0
- 8 HT_NB_CPU_CTL_H1
- 8 HT_NB_CPU_CTL_L1

SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10040.471 3RD = 62.10040.501
SKT-BGA638H176


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU HT LINK I/F (1/4)**


Size: **A3** Document Number: **JV50-PU** Rev: **SB**

Date: **Friday, December 19, 2008** Sheet: **4** of **61**






For leverage sig3, please reserve 300 ohm resistor pullup to VDDIO.









For leverage sig3, please reserve 300 ohm resistor pulldown to VSS





SA




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491
 LAYOUT:ROUTE VDDA TRACE APPROX.
 50mils WIDE(USE 2X25 mil TRACES TO
 EXIT BALL FIELD) AND 500 mils LONG.




CPU exceeds to 125°C



LAYOUT: Route FBCLKOUT_H/L differentially impedance 80



The Processor has reached a preset maximum operating temperature. 100°C
 I=Active HTC
 O=FAN




<Core Design>






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **CPU_Control&Debug_(3/4)**


Size: A3	Document Number: JV50-PU	Rev: SB
Date: Friday, December 19, 2008	Sheet: 6	of: 61

ACPU1F		ACPU1E	
AA4	VSS1	VSS66	J6
AA11	VSS2	VSS67	J8
AA13	VSS3	VSS68	J10
AA15	VSS4	VSS69	J12
AA17	VSS5	VSS70	J14
AA19	VSS6	VSS71	J16
AB2	VSS7	VSS72	J18
AB7	VSS8	VSS73	K2
AB9	VSS9	VSS74	K7
AB23	VSS10	VSS75	K9
AB25	VSS11	VSS76	K11
AC11	VSS12	VSS77	K13
AC13	VSS13	VSS78	K15
AC15	VSS14	VSS79	K17
AC17	VSS15	VSS80	L2
AC19	VSS16	VSS81	L6
AC21	VSS17	VSS82	L10
AD6	VSS18	VSS83	L12
AD8	VSS19	VSS84	L14
AD25	VSS20	VSS85	L16
AE13	VSS21	VSS86	L18
AE15	VSS22	VSS87	M7
AE17	VSS23	VSS88	M9
AE19	VSS24	VSS89	AC6
AE21	VSS25	VSS90	M17
AE23	VSS26	VSS91	N4
AE27	VSS27	VSS92	N6
B4	VSS28	VSS93	N10
B6	VSS29	VSS94	N16
B8	VSS30	VSS95	N18
B9	VSS31	VSS96	P2
B11	VSS32	VSS97	P7
B13	VSS33	VSS98	P9
B15	VSS34	VSS99	P11
B17	VSS35	VSS100	P17
B19	VSS36	VSS101	R8
B21	VSS37	VSS102	R10
B23	VSS38	VSS103	R16
B25	VSS39	VSS104	R18
D6	VSS40	VSS105	T7
D8	VSS41	VSS106	T9
D9	VSS42	VSS107	T11
D11	VSS43	VSS108	T13
D13	VSS44	VSS109	T15
D15	VSS45	VSS110	T17
D17	VSS46	VSS111	U4
D19	VSS47	VSS112	U6
D21	VSS48	VSS113	U8
D23	VSS49	VSS114	U10
D25	VSS50	VSS115	U12
E4	VSS51	VSS116	U14
F2	VSS52	VSS117	U16
F11	VSS53	VSS118	U18
F13	VSS54	VSS119	V2
F15	VSS55	VSS120	V7
F17	VSS56	VSS121	V9
F19	VSS57	VSS122	V11
F21	VSS58	VSS123	V13
F23	VSS59	VSS124	V15
F25	VSS60	VSS125	V17
H7	VSS61	VSS126	W6
H9	VSS62	VSS127	Y21
H21	VSS63	VSS128	Y23
H23	VSS64	VSS129	N6
J4	VSS65		



















9.42 NB_PWRGD <<< R422 1 NB_PWRGD R
0R2J-2-GP



2008/12/17
SC100P50V2JN-3GP



Place these close SB700
Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

USB	
Pair	Device
11	CardReader
10	WEBCAM
9	MINIC2
8	USB4
7	USB3
6	USB2
5	Bluetooth
4	NC
3	Fringier print
2	NEW1
1	MINIC1
0	USB1

2008/11/05

Strap Pin / define to use LPC or SPI ROM

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700 USB&GPIO (2/5)**



Size: A3 Document Number: **JV50-PU** Rev: **SB**

Date: Friday, December 19, 2008 Sheet 12 of 61


PLACE SATA AC DECOUPLING CAPS CLOSE TO SB700



2008/12/11 Very Close to SB700



2008/11/06



Layout connect to Cap then GND

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATi-SB700 SATA-IDE (3/5)**


Size: A3	Document Number: JV50-PU	Rev: SB
Date: Friday, December 19, 2008	Sheet: 13	of: 61

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ATi-SB700 STRAPPING (5/5)		
Size	Document Number				Rev
A3	JV50-PU				SB
Date:	Friday, December 19, 2008				Sheet 15 of 61

5,18 MEM_MA_ADD0 102 A0
 5,18 MEM_MA_ADD1 101 A1
 5,18 MEM_MA_ADD2 100 A2
 5,18 MEM_MA_ADD3 99 A3
 5,18 MEM_MA_ADD4 98 A4
 5,18 MEM_MA_ADD5 97 A5
 5,18 MEM_MA_ADD6 96 A6
 5,18 MEM_MA_ADD7 95 A7
 5,18 MEM_MA_ADD8 94 A8
 5,18 MEM_MA_ADD9 93 A9
 5,18 MEM_MA_ADD10 92 A10/AP
 5,18 MEM_MA_ADD11 91 A11
 5,18 MEM_MA_ADD12 90 A12
 5,18 MEM_MA_ADD13 89 A13
 5,18 MEM_MA_ADD14 88 A14
 5,18 MEM_MA_ADD15 87 A15
 5,18 MEM_MA_ADD15 85 A16/BA2
 5,18 MEM_MA_BANK2 107 BA0
 5,18 MEM_MA_BANK0 106 BA1
 5,18 MEM_MA_BANK1 106 BA1

5 MEM_MA_DATA0 7 DQ0
 5 MEM_MA_DATA1 17 DQ1
 5 MEM_MA_DATA2 19 DQ2
 5 MEM_MA_DATA3 4 DQ3
 5 MEM_MA_DATA4 4 DQ4
 5 MEM_MA_DATA5 6 DQ5
 5 MEM_MA_DATA6 14 DQ6
 5 MEM_MA_DATA7 16 DQ7
 5 MEM_MA_DATA8 23 DQ8
 5 MEM_MA_DATA9 25 DQ9
 5 MEM_MA_DATA10 35 DQ10
 5 MEM_MA_DATA11 37 DQ11
 5 MEM_MA_DATA12 20 DQ12
 5 MEM_MA_DATA13 22 DQ13
 5 MEM_MA_DATA14 36 DQ14
 5 MEM_MA_DATA15 38 DQ15
 5 MEM_MA_DATA16 43 DQ16
 5 MEM_MA_DATA17 45 DQ17
 5 MEM_MA_DATA18 55 DQ18
 5 MEM_MA_DATA19 44 DQ19
 5 MEM_MA_DATA20 46 DQ20
 5 MEM_MA_DATA21 56 DQ21
 5 MEM_MA_DATA22 58 DQ22
 5 MEM_MA_DATA23 61 DQ23
 5 MEM_MA_DATA24 63 DQ24
 5 MEM_MA_DATA25 63 DQ25
 5 MEM_MA_DATA26 73 DQ26
 5 MEM_MA_DATA27 62 DQ27
 5 MEM_MA_DATA28 62 DQ28
 5 MEM_MA_DATA29 64 DQ29
 5 MEM_MA_DATA30 74 DQ30
 5 MEM_MA_DATA31 123 DQ31
 5 MEM_MA_DATA32 125 DQ32
 5 MEM_MA_DATA33 125 DQ33
 5 MEM_MA_DATA34 135 DQ34
 5 MEM_MA_DATA35 137 DQ35
 5 MEM_MA_DATA36 124 DQ36
 5 MEM_MA_DATA37 126 DQ37
 5 MEM_MA_DATA38 134 DQ38
 5 MEM_MA_DATA39 136 DQ39
 5 MEM_MA_DATA40 141 DQ40
 5 MEM_MA_DATA41 143 DQ41
 5 MEM_MA_DATA42 151 DQ42
 5 MEM_MA_DATA43 153 DQ43
 5 MEM_MA_DATA44 140 DQ44
 5 MEM_MA_DATA45 142 DQ45
 5 MEM_MA_DATA46 152 DQ46
 5 MEM_MA_DATA47 154 DQ47
 5 MEM_MA_DATA48 157 DQ48
 5 MEM_MA_DATA49 159 DQ49
 5 MEM_MA_DATA50 173 DQ50
 5 MEM_MA_DATA51 175 DQ51
 5 MEM_MA_DATA52 158 DQ52
 5 MEM_MA_DATA53 160 DQ53
 5 MEM_MA_DATA54 174 DQ54
 5 MEM_MA_DATA55 176 DQ55
 5 MEM_MA_DATA56 179 DQ56
 5 MEM_MA_DATA57 181 DQ57
 5 MEM_MA_DATA58 189 DQ58
 5 MEM_MA_DATA59 191 DQ59
 5 MEM_MA_DATA60 180 DQ60
 5 MEM_MA_DATA61 182 DQ61
 5 MEM_MA_DATA62 192 DQ62
 5 MEM_MA_DATA63 194 DQ63

5 MEM_MA_DQS0_N 11 DQS0#
 5 MEM_MA_DQS1_N 29 DQS1#
 5 MEM_MA_DQS2_N 49 DQS2#
 5 MEM_MA_DQS3_N 68 DQS3#
 5 MEM_MA_DQS4_N 128 DQS4#
 5 MEM_MA_DQS5_N 146 DQS5#
 5 MEM_MA_DQS6_N 167 DQS6#
 5 MEM_MA_DQS7_N 186 DQS7#
 5 MEM_MA_DQS0_P 13 DQS0
 5 MEM_MA_DQS1_P 31 DQS1
 5 MEM_MA_DQS2_P 51 DQS2
 5 MEM_MA_DQS3_P 70 DQS3
 5 MEM_MA_DQS4_P 131 DQS4
 5 MEM_MA_DQS5_P 148 DQS5
 5 MEM_MA_DQS6_P 169 DQS6
 5 MEM_MA_DQS7_P 188 DQS7
 5,18 MEM_MA_ODT0 114 OTD0
 5,18 MEM_MA_ODT1 119 OTD1




Place C2.2uF and 0.1uF < 500mils from DDR connector


ADIMM2

RAS# 108 MEM_MA_RAS# 5,18
 WE# 109 MEM_MA_WE# 5,18
 CAS# 113 MEM_MA_CAS# 5,18
 CS0# 110 MEM_MA_CS#0 5,18
 CS1# 115 MEM_MA_CS#1 5,18
 CKE0 79 MEM_MA_CKE0 5,18
 CKE1 80 MEM_MA_CKE1 5,18
 CK0 30 MEM_MA_CLK0_P 5
 CK0# 32 MEM_MA_CLK0_N 5
 CK1 164 MEM_MA_CLK1_P 5
 CK1# 166 MEM_MA_CLK1_N 5
 DM0 10 MEM_MA_DM0 5
 DM1 26 MEM_MA_DM1 5
 DM2 52 MEM_MA_DM2 5
 DM3 67 MEM_MA_DM3 5
 DM4 130 MEM_MA_DM4 5
 DM5 147 MEM_MA_DM5 5
 DM6 170 MEM_MA_DM6 5
 DM7 185 MEM_MA_DM7 5
 SDA 195 SMBD0_SB 3,12,17
 SCL 197 SMBC0_SB 3,12,17
 VDDSPD 199 3D3V_S0
 SA0 198 SC2D2U6D3V3KX-4GP
 SA1 200 C458 SCD1U10V2KX-4GP
 NC#50 50 (A0)
 NC#69 69
 NC#83 83
 NC#120 120
 NC#163/TEST 163 1D8V_S3
 VDD 81
 VDD 82
 VDD 87
 VDD 88
 VDD 95
 VDD 96
 VDD 103
 VDD 104
 VDD 111
 VDD 112
 VDD 117
 VDD 118
 VSS 3
 VSS 8
 VSS 9
 VSS 12
 VSS 15
 VSS 18
 VSS 21
 VSS 24
 VSS 27
 VSS 28
 VSS 33
 VSS 34
 VSS 39
 VSS 40
 VSS 41
 VSS 42
 VSS 47
 VSS 48
 VSS 53
 VSS 54
 VSS 59
 VSS 60
 VSS 65
 VSS 66
 VSS 71
 VSS 72
 VSS 77
 VSS 78
 VSS 121
 VSS 122
 VSS 127
 VSS 128
 VSS 132
 VSS 133
 VSS 138
 VSS 139
 VSS 144
 VSS 145
 VSS 149
 VSS 150
 VSS 155
 VSS 156
 VSS 161
 VSS 162
 VSS 165
 VSS 168
 VSS 171
 VSS 172
 VSS 177
 VSS 178
 VSS 183
 VSS 184
 VSS 187
 VSS 190
 VSS 193
 VSS 196
 VSS 201
 GND
 MH1
 MH2

NORMAL TYPE



DDR_VREF



LAYOUT: Locate close to DIMM

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR_SO-DIMM SKT_1**





Size: Custom Document Number: **JV50-PU** Rev: **SB**

Date: Friday, December 19, 2008 Sheet: 16 of 61

LOW 5.2 mm



REVERSE TYPE



Place C2.2uF and 0.1uF < 500mils from DDR connector

DDR2-200P-22-GP-U3
62.10017.A61
 2ND = 62.10017.A51
 HI 9.2mm

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR SO-DIMM SKT 2**

Size: Custom Document Number: **JV50-PU** Rev: **SB**

Date: Friday, December 19, 2008 Sheet 17 of 61


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DDR DAMPING & TERMINATION		
Size A3	Document Number JV50-PU	Rev SB
Date Friday, December 19, 2008	Sheet 18	of 61

LCD/INVERTER/CCD CONN







Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



CCD




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title
LCD CONN

Size A3 Document Number **JV50-PU** Rev **SB**

Date: Friday, December 19, 2008 Sheet 19 of 61



CRT I/F & CONNECTOR




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **CRT Connector**

Size: Document Number: **JV50-PU** Rev: **SB**

Date: Friday, December 19, 2008 Sheet 20 of 61




2ND = 62.10078.121
3RD = 62.10027.991




2008/11/13

2ND = 71.P8101.003



2ND = 84.27002.N31
3RD = 84.27002.Y31



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: HDMI Connector


Size: Document Number: Rev: SB

Date: Friday, December 19, 2008 Sheet 21 of 61


SATA Connector



2008/12/17




<Core Design>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
HDD		
File	Document Number	Rev
	JV50-PU	SB
Date: Friday, December 19, 2008	Sheet 22 of 61	

SATA ODD Connector

2008/11/12




2008/12/17









<Core Design>

BLUETOOTH MODULE

1.5A / High Active Voltage 2V







- 1.U75 as close to the USB2 as possible
- 2.U76 as close to the USB1 as possible

LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




LAN Connector



DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers







<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
Title		
LAN CONN		
Size A3	Document Number JV50-PU	Rev SB
Date: Friday, December 19, 2008	Sheet 27	of 61







緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title			Azalia codec ALC888		
Size	Document Number				Rev
A3	JV50-PU				SB
Date:	Friday, December 19, 2008	Sheet	28	of	61




Internal Speaker




LINE OUT




LINE IN



MIC IN




INT MIC




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
AUDIO JACK			
Size	Document Number	JV50-PU	
			Rev SB
Date: Friday, December 19, 2008		Sheet 30 of 61	


MDC 1.5 CONN




Mini Card Connector(WLAN)




Place near MINI2



Mini Card Connector(Robson2 and 3G)




Place near MINI1





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD			
Title	Document Number		Rev
	JV50-PU		SB
Date: Friday, December 19, 2008	Sheet	33 of	61


NEWCARD Connector








Place them Near to Chip




Place them Near to Connector







3.System Sensor, Put Plamrest.







DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible




BL3#

HW Thermal Throttling




<Core Design>



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G792			
Size	Document Number	Rev	
A3	JV50-PU	SB	
Date:	Friday, December 19, 2008	Sheet	35 of 61





GOLDEN FINGER FOR DEBUG BOARD



TOUCH PAD



Finger printer




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Touch PAD/Finger printer**


Size: A3	Document Number: JV50-PU	Rev: SB
Date: Friday, December 19, 2008 Sheet 38 of 61		






Power Button





Cover Up Switch




Beckup Button




WIRELESS Button




BT/3G Button





T/P lock Button







P/H @ 1D8V_S3 PAGE




Adapter




DCDC 5V/3D3V(TPS51125)




DCDC 1D2V(RT8202)




CPU_CORE ISL6265HRTZ




DCDC 1D8V(RT8202)




DCDC 1D1V(RT8202)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731




2D5V LDO R9161




1D5V LDO G9571




<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Block Diagram	
Size A3	Document Number JV50-PU
Date: Friday, December 19, 2008	Rev SB
Sheet 43	of 61

Aux Power 3D3V_AUX_S5




Run Power




<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
TITLE			
RUN AND AUX POWER			
Size	Document Number	Rev	
A3	JV50-PU	SB	
Date:	Friday, December 19, 2008	Sheet	44 of 61



$$V_{out} = 0.75 * (R1 + R2) / R2$$



DDR_0.9V







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DCDC 1D8V TPS51117/LDO 0D9V**
















Size: A3	Document Number: JV50-PU	Rev: SB
Date: Friday, December 19, 2008	Sheet 48 of 61	



<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
Title		
<p>LDO 2D5V/1D5V/1D2V S5</p>		
Size	Document Number	Rev
A3	JV50-PU	SB
Date:	Friday, December 19, 2008	Sheet 49 of 61





Check test point

- 3D3V_S0 ○ — TP233 TPAD14-GP
- 3D3V_AUX_S5 ○ — TP232 TPAD14-GP
- 3D3V_S5 ○ — TP231 TPAD14-GP
- 5V_S5 ○ — TP230 TPAD14-GP
- 12,36 PM_PWRBTN# <<< — TP229 TPAD14-GP
- 6,11 CPU_PWRGD <<< — TP228 TPAD14-GP
- 35,36 S5_ENABLE <<< — TP227 TPAD14-GP
- 6,11 CPU_LDT_RST# <<< — TP226 TPAD14-GP


Test Point放在Dimm Door打開可量測處

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number **JV50-PU** Rev **SB**

Date: Friday, December 19, 2008 Sheet 52 of 61



M92


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **M92 PCIe**

Size: A3 | Document Number: **JV50-PU** | Rev: **SB**


Date: Friday, December 19, 2008 | Sheet: 53 of 61

Layout notice:
It should be pleace near HDMI connector







M92-M2 uses memory group B only



(0.5 * VDDR1) (for SST1-1.8/SST1-2/DDR2)
(0.7 * VDDR1) (for GDDR3/GDDR4)

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R








STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA[23:20] (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO, GPIO21_BB_EN	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
16MB	x		M25P80	0101
2GB	x	Chingis (formerly FMC)	Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEFENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50k Tx output swing 1= Pull Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0





Iomax=8A, OCP>12A

79.10712.L02
2ND = 79.10112.3JL
3RD = 79.10712.6JL

83.00521.01F
2ND = 83.R2003.F8F
3RD = 83.R2003.J8F

84.04800.D37
2ND = 84.08884.037

84.04812.A37
2ND = 84.08878.037

68.1R510.10J
2ND = 68.1R510.10J

79.3971V.6AL
2ND = 77.93971.02L


79.33719.L01
2ND = 77.C3371.051

$$V_{out} = 0.75 * (1 + R_h/R_l)$$

84.27002.N31
2ND = 84.27002.Y31

84.27002.N31
2ND = 84.27002.Y31

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RT8202A VGA CORE	
Title RT8202A VGA CORE	Document Number JV50-PU
Size A3	Rev SB
Date: Friday, December 19, 2008	Sheet 60 of 61



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HISTORY

Size Document Number Rev

A3 **JV50-PU** **SB**

Date: Friday, December 19, 2008 Sheet 61 of 61