

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ECN | DESCRIPTION OF REVISION | CK APPD | DATE       |
|-----|-----|-------------------------|---------|------------|
|     |     |                         |         | 2010-07-23 |

# SCHEM, MLB, K16


07/23/2010

| Page | Contents                        | Sync       | Page | Contents                       | Sync      |
|------|---------------------------------|------------|------|--------------------------------|-----------|
| 1    | Table of Contents               | N/A        | 39   | SMC                            | K16_MLB   |
| 2    | System Block Diagram            | ALAN_DAI   | 40   | SMC Support                    | (K99_MLB) |
| 3    | Power Block Diagram             | MARTIN_YEH | 41   | LPC+SPI Debug Connector        | K99_MLB   |
| 4    | BOM Configuration               | K6_MLB     | 42   | K16/K99 SMus Connections       | K99_MLB   |
| 5    | K16 BOM Variants                | N/A        | 43   | Voltage & Current Sensing      | K99_MLB   |
| 6    | Revision History                | N/A        | 44   | Current Sensing                | K99_MLB   |
| 7    | Functional Test / No Test       | (K99_MLB)  | 45   | Thermal Sensors                | K99_MLB   |
| 8    | Power Aliases                   | (K99_MLB)  | 46   | Fan                            | K99_MLB   |
| 9    | Signal Aliases                  | (MASTER)   | 47   | WELLSRING 1                    | K99_MLB   |
| 10   | CPU FSB                         | K99_MLB    | 48   | SPI ROM                        | K99_MLB   |
| 11   | CPU Power & Ground              | K99_MLB    | 49   | AUDIO: SPEAKER AMP             | K99_MLB   |
| 12   | CPU Decoupling & VID            | (K99_MLB)  | 50   | DC-In & Battery Connectors     | (MASTER)  |
| 13   | eXtended Debug Port (Micro-XDP) | K99_MLB    | 51   | PBus Supply & Battery Charger  | (K99_MLB) |
| 14   | MCP CPU Interface               | K99_MLB    | 52   | 5V / 3.3V Power Supply         | K99_MLB   |
| 15   | MCP Memory Interface            | K99_MLB    | 53   | 1.5V/1.35V LVDDR3 Supply       | K16_MLB   |
| 16   | MCP PCIe Interfaces             | K99_MLB    | 54   | IMVP6 CPU VCore Regulator      | (K99_MLB) |
| 17   | MCP Graphics                    | K99_MLB    | 55   | MCP VCore Regulator            | (K99_MLB) |
| 18   | MCP SATA, USB & Ethernet        | K99_MLB    | 56   | CPUVTT (1.05V) Power Supply    | (K99_MLB) |
| 19   | MCP HDA, LPC & MISC             | K99_MLB    | 57   | Misc Power Supplies            | K99_MLB   |
| 20   | MCP Power & Ground              | K99_MLB    | 58   | Power Sequencing               | K99_MLB   |
| 21   | MCP89 Memory Rail Gating        | K99_MLB    | 59   | Power FETs                     | K99_MLB   |
| 22   | MCP89 GFX Core Rail Gating      | K99_MLB    | 60   | Internal DisplayPort Connector | K99_MLB   |
| 23   | MCP Standard Decoupling         | K99_MLB    | 61   | External DisplayPort Support   | K99_MLB   |
| 24   | MCP Graphics Support            | K99_MLB    | 62   | DisplayPort Connector          | K16_MLB   |
| 25   | SB Misc                         | (K99_MLB)  | 63   | LCD Backlight Driver           | (K99_MLB) |
| 26   | DDR3 DRAM Channel A (0-31)      | K99_MLB    | 64   | LCD Backlight Support          | K99_MLB   |
| 27   | DDR3 DRAM Channel A (32-63)     | K99_MLB    | 65   | Additional CPU/GPU Decoupling  | K99_MLB   |
| 28   | DDR3 DRAM Channel B (0-31)      | K99_MLB    | 66   | CPU/FSB Constraints            | K99_MLB   |
| 29   | DDR3 DRAM Channel B (32-63)     | K99_MLB    | 67   | Memory Constraints             | K99_MLB   |
| 30   | DDR BYPASSING 1                 | K99_MLB    | 68   | MCP Constraints 1              | K99_MLB   |
| 31   | DDR BYPASSING 2                 | K99_MLB    | 69   | MCP Constraints 2              | K99_MLB   |
| 32   | Memory Active Termination       | K99_MLB    | 70   | Ethernet Constraints           | K99_MLB   |
| 33   | FSB/DDR3 Vref Margining         | K99_MLB    | 71   | SMC Constraints                | K99_MLB   |
| 34   | X21 WIRELESS CONNECTOR          | K99_MLB    | 72   | K16/K99 Specific Constraints   | T27_MLB   |
| 35   | SATA CONNECTOR                  | K99_MLB    | 73   | K99 RULE DEFINITIONS           | K99_MLB   |
| 36   | External USB Connectors         | K99_MLB    | 74   | Acoustic Cap BOM Config Tables | K16_MLB   |
| 37   | Left I/O (LIO) Connector        | (MASTER)   |      |                                |           |
| 38   | SecureDigital Card Reader       | (MASTER)   |      |                                |           |

Schematic / PCB #'s


| PART NUMBER | QTY | DESCRIPTION   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------|---------------|----------|------------|
| 051-8467    | 1   | SCHEM,MLB,K16 | SCH           | CRITICAL |            |
| 820-2838    | 1   | PCBF,MLB,K16  | PCB           | CRITICAL |            |

|   |                |               |      |
|---|----------------|---------------|------|
| DRAWING TITLE   |                | SCHEM,MLB,K16 |      |
| Apple Inc.  | DRAWING NUMBER | 051-8467      | SIZE |
|   | REVISION       | 3.3.0         | D    |
| NOTICE OF PROPRIETARY PROPERTY:   |                | BRANCH        |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |                | PAGE          |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |                | 1 OF 110      |      |
| II NOT TO REPRODUCE OR COPY IT  |                | SHEET         |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |                | 1 OF 74       |      |
| IV ALL RIGHTS RESERVED  |                |               |      |



|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC MASTER=ALAN.DAI  |  | SYNC DATE=02/26/2010 |          |
| System Block Diagram  |  |                      |          |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467 |
|   |  | REVISION             | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |          |
|   |  | PAGE                 | 2 OF 110 |
|   |  | SHEET                | 2 OF 74  |

# K16 POWER SYSTEM ARCHITECTURE



|   |         |                     |        |
|---|---------|---------------------|--------|
| PAGE TITLE  |         | SYNC DATE=2/25/2010 |        |
| <b>Power Block Diagram</b>  |         | DRAWING NUMBER      | SIZE   |
| Apple Inc.  |         | 051-8467            | D      |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |         | REVISION            | BRANCH |
|   |         | 3.3.0               |        |
|   |         | PAGE                | SHEET  |
| 3 OF 110  | 3 OF 74 |                     |        |

# DRAM CFG CHART

| VENDOR  | CFG 0 | CFG 1 |
|---------|-------|-------|
| HYNIX   | 0     | 0     |
| SAMSUNG | 0     | 1     |
| MICRON  | 1     | 0     |
| ELPIDA  | 1     | 1     |

| SIZE | CFG 2 |
|------|-------|
| 2GB  | 0     |
| 4GB  | 1     |

| DIE REV | CFG 3 |
|---------|-------|
| A       | 0     |
| B       | 1     |

K16 BOM Variants on following page

### Module Parts

| PART NUMBER | QTY | DESCRIPTION                           | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------|
| 337S3820    | 1   | IC,MCP89U-A01.24.588X24.588,1244FCBGA | U1400         | CRITICAL | MCP89U:A01 |
| 337S3868    | 1   | IC,MCP89U-A02.24.588X24.588,1244FCBGA | U1400         | CRITICAL | MCP89U:A02 |
| 337S3938    | 1   | IC,MCP89U-A03.24.588X24.588,1244FCBGA | U1400         | CRITICAL | MCP89U:A03 |

|          |   |  |                         |          |                       |
|----------|---|--|-------------------------|----------|-----------------------|
| 333S0552 | 4 | HYNIX,LVDDR3,1GBIT,7.5K11.0            | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:HYNIX_2GB   |
| 333S0552 | 4 | HYNIX,LVDDR3,1GBIT,7.5K11.0            | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:HYNIX_2GB   |
| 333S0552 | 4 | HYNIX,LVDDR3,1GBIT,7.5K11.0            | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:HYNIX_2GB   |
| 333S0552 | 4 | HYNIX,LVDDR3,1GBIT,7.5K11.0            | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:HYNIX_2GB   |
| 333S0553 | 4 | SAMSUNG,LVDDR3,1GBIT,7.5K11.0          | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:SAMSUNG_2GB |
| 333S0553 | 4 | SAMSUNG,LVDDR3,1GBIT,7.5K11.0          | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:SAMSUNG_2GB |
| 333S0553 | 4 | SAMSUNG,LVDDR3,1GBIT,7.5K11.0          | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:SAMSUNG_2GB |
| 333S0553 | 4 | SAMSUNG,LVDDR3,1GBIT,7.5K11.0          | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:SAMSUNG_2GB |
| 333S0554 | 4 | MICRON,LVDDR3,1GBIT,8K11.5             | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:MICRON_2GB  |
| 333S0554 | 4 | MICRON,LVDDR3,1GBIT,8K11.5             | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:MICRON_2GB  |
| 333S0554 | 4 | MICRON,LVDDR3,1GBIT,8K11.5             | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:MICRON_2GB  |
| 333S0554 | 4 | MICRON,LVDDR3,1GBIT,8K11.5             | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:MICRON_2GB  |
| 333S0565 | 4 | ELPIDA,LVDDR3,1GBIT,7.5K10.6           | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:ELPIDA_2GB  |
| 333S0565 | 4 | ELPIDA,LVDDR3,1GBIT,7.5K10.6           | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:ELPIDA_2GB  |
| 333S0565 | 4 | ELPIDA,LVDDR3,1GBIT,7.5K10.6           | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:ELPIDA_2GB  |
| 333S0565 | 4 | ELPIDA,LVDDR3,1GBIT,7.5K10.6           | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:ELPIDA_2GB  |
| 333S0566 | 4 | ELPIDA,LVDDR3,1GBIT,7.5K10.6           | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:ELPIDA_4GB  |
| 333S0566 | 4 | ELPIDA,LVDDR3,2GBIT,7.5K10.6           | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:ELPIDA_4GB  |
| 333S0566 | 4 | ELPIDA,LVDDR3,2GBIT,7.5K10.6           | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:ELPIDA_4GB  |
| 333S0566 | 4 | ELPIDA,LVDDR3,2GBIT,7.5K10.6           | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:ELPIDA_4GB  |
| 333S0555 | 4 | HYNIX,LVDDR3,2GBIT,9K11.1              | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:HYNIX_4GB   |
| 333S0555 | 4 | HYNIX,LVDDR3,2GBIT,9K11.1              | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:HYNIX_4GB   |
| 333S0555 | 4 | HYNIX,LVDDR3,2GBIT,9K11.1              | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:HYNIX_4GB   |
| 333S0555 | 4 | HYNIX,LVDDR3,2GBIT,9K11.1              | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:HYNIX_4GB   |
| 333S0556 | 4 | SAMSUNG,LVDDR3,2GBIT,7.5K11.0          | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:SAMSUNG_4GB |
| 333S0556 | 4 | SAMSUNG,LVDDR3,2GBIT,7.5K11.0          | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:SAMSUNG_4GB |
| 333S0556 | 4 | SAMSUNG,LVDDR3,2GBIT,7.5K11.0          | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:SAMSUNG_4GB |
| 333S0556 | 4 | SAMSUNG,LVDDR3,2GBIT,7.5K11.0          | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:SAMSUNG_4GB |
| 333S0557 | 4 | MICRON,LVDDR3,2GBIT,9K11.5             | U3100,U3110,U3120,U3130 | CRITICAL | DRAM_TYPE:MICRON_4GB  |
| 333S0557 | 4 | MICRON,LVDDR3,2GBIT,9K11.5             | U3200,U3210,U3220,U3230 | CRITICAL | DRAM_TYPE:MICRON_4GB  |
| 333S0557 | 4 | MICRON,LVDDR3,2GBIT,9K11.5             | U3300,U3310,U3320,U3330 | CRITICAL | DRAM_TYPE:MICRON_4GB  |
| 333S0557 | 4 | MICRON,LVDDR3,2GBIT,9K11.5             | U3400,U3410,U3420,U3430 | CRITICAL | DRAM_TYPE:MICRON_4GB  |
| 353S2392 | 1 | IC,ISL6259,BATCHCHARGER,4X4MM,QFN28    | U7000                   | CRITICAL | ISL6259_SCREENED:NO   |
| 353S2929 | 1 | IC,ISL6259,BATCHCHARGER,3x,4C4MM,QFN28 | U7000                   | CRITICAL | ISL6259_SCREENED:YES  |

### BOM Groups

| BOM GROUP        | BOM OPTIONS  |
|------------------|--|
| K16_COMMON       | COMMON,ALTERNATE,PROJ:K16,K16_MISC,MCP89U:A03,K16_DEBUG:ENG,K16_PROGPARTS,SPI:41MHZ,LVDDR3:YES,WLAN_PCTL:HW,IPD_5V:S5_INT,IPD_3V3:S5 |
| K16_MISC         | DP_ESD,DP_PWR:SMC,VFRQ:SLPS3,HVDDLDO:FIXED,MCPHVD:P2V5,MCPPLL_R:REG,SOPGOOD_BJT,ISL6259_SCREENED:YES,DP12C:SMC                       |
| K16_PROGPARTS    | BOOTROM:UNLOCKED,SMC:PROG  |
| K16_DEVEL:ENG    | BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,SOPGOOD_ISL,MCPPLL_LDO,S3_S0_LED   |
| K16_DEVEL:PVT    | LPCPLUS  |
| K16_DEBUG:ENG    | DEVEL_BOM,SMC_DEBUG:YES,XDP  |
| K16_DEBUG:PVT    | DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO  |
| K16_DEBUG:PROD   | BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO  |
| DDR3:HYNIX_2GB   | DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB  |
| DDR3:SAMSUNG_2GB | DRAM_CFG0:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB  |
| DDR3:MICRON_2GB  | DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB   |
| DDR3:ELPIDA_2GB  | DRAM_CFG0:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_2GB   |
| DDR3:ELPIDA_4GB  | DRAM_CFG0:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB   |
| DDR3:HYNIX_4GB   | DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB  |
| DDR3:SAMSUNG_4GB | DRAM_CFG0:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB  |
| DDR3:MICRON_4GB  | DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:MICRON_4GB   |
| CAPS:SS          | SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF,SS_CAP_22UF  |
| CAPS:MU          | MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF,MU_CAP_22UF  |
| CAPS:TY          | TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF,TY_CAP_22UF  |


### Programmable Parts

|          |   |                                      |       |          |               |
|----------|---|--------------------------------------|-------|----------|---------------|
| 338S0563 | 1 | IC,SMC,HS8/2117,9X9MM,TLP,HF         | U4900 | CRITICAL | SMC:BLANK     |
| 335S0610 | 1 | IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP | U6100 | CRITICAL | BOOTROM:BLANK |

### Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|-----------|
|-------------|---------------------------|------------|---------|-----------|

|          |          |               |     |                             |
|----------|----------|---------------|-----|-----------------------------|
| 138S0681 | 138S0638 |               | ALL | TAIYO YUDEN AS ALTERNATE    |
| 152S0874 | 152S0516 |               | ALL | WALAYERS AS ALTERNATE       |
| 152S0847 | 152S0586 |               | ALL | WALAYERS AS ALTERNATE       |
| 353S2987 | 353S2988 | HVDDLDO:FIXED | ALL | T987126 ALTERNATE FOR U2590 |
| 104S0023 | 104S0018 |               | ALL | CYTRIC/DIAE AS ALTERNATE    |
| 107S0139 | 107S0075 |               | ALL | CYTRIC AS ALTERNATE         |
| 138S0671 | 138S0673 |               | ALL | TAIYO AS ALTERNATE          |
| 155S0578 | 155S0367 |               | ALL | TAIYO AS ALTERNATE          |
| 376S0926 | 376S0610 |               | ALL | FAIRCHILD AS ALTERNATE      |
| 155S0457 | 155S0329 |               | ALL | WALAYERS AS ALTERNATE       |
| 377S0107 | 377S0066 |               | ALL | OH SEMI AS ALTERNATE        |

|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC MASTER=K6.MLB  |  | SYNC DATE=12/11/2009 |          |
| PAGE TITLE  |  |                      |          |
| <b>BOM Configuration</b>  |  |                      |          |
|  Apple Inc.                            |  | DRAWING NUMBER       | 051-8467 |
|   |  | REVISION             | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |          |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |          |
| IV ALL RIGHTS RESERVED  |  |                      |          |
|   |  | PAGE                 | 4 OF 110 |
|   |  | SHEET                | 4 OF 74  |

BOM Variants

| BOM NUMBER | BOM NAME                           | BOM OPTIONS   |
|------------|------------------------------------|---|
| 639-1070   | PCBA,MLB,1.86GHZ HY 2GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWQ,CAPS:MU,DDR3:HYNIX_2GB   |
| 639-0837   | PCBA,MLB,1.86GHZ,HY 2GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXW,CAPS:SS,DDR3:HYNIX_2GB   |
| 639-1096   | PCBA,MLB,1.86GHZ HY 2GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXN,CAPS:TY,DDR3:HYNIX_2GB   |
| 639-1101   | PCBA,MLB,1.86GHZ HY 4GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXV,CAPS:MU,DDR3:HYNIX_4GB   |
| 639-1098   | PCBA,MLB,1.86GHZ HY 4GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXQ,CAPS:SS,DDR3:HYNIX_4GB   |
| 639-1068   | PCBA,MLB,1.86GHZ HY 4GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWN,CAPS:TY,DDR3:HYNIX_4GB   |
| 639-1083   | PCBA,MLB,1.86GHZ MI 2GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX6,CAPS:MU,DDR3:MICRON_2GB  |
| 639-1078   | PCBA,MLB,1.86GHZ MI 2GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX1,CAPS:SS,DDR3:MICRON_2GB  |
| 639-1090   | PCBA,MLB,1.86GHZ MI 2GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXG,CAPS:TY,DDR3:MICRON_2GB  |
| 639-1088   | PCBA,MLB,1.86GHZ MI 4GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXD,CAPS:MU,DDR3:MICRON_4GB  |
| 639-1067   | PCBA,MLB,1.86GHZ MI 4GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWM,CAPS:SS,DDR3:MICRON_4GB  |
| 639-1077   | PCBA,MLB,1.86GHZ MI 4GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX0,CAPS:TY,DDR3:MICRON_4GB  |
| 639-1080   | PCBA,MLB,1.86GHZ SA 2GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX3,CAPS:MU,DDR3:SAMSUNG_2GB |
| 639-1095   | PCBA,MLB,1.86GHZ SA 2GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXM,CAPS:SS,DDR3:SAMSUNG_2GB |
| 639-1071   | PCBA,MLB,1.86GHZ SA 2GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWR,CAPS:TY,DDR3:SAMSUNG_2GB |
| 639-1097   | PCBA,MLB,1.86GHZ SA 4GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX7,CAPS:MU,DDR3:SAMSUNG_4GB |
| 639-1084   | PCBA,MLB,1.86GHZ SA 4GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX7,CAPS:SS,DDR3:SAMSUNG_4GB |
| 639-1091   | PCBA,MLB,1.86GHZ SA 4GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXH,CAPS:TY,DDR3:SAMSUNG_4GB |
| 639-1092   | PCBA,MLB,2.13GHZ HY 2GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXJ,CAPS:MU,DDR3:HYNIX_2GB   |
| 639-1082   | PCBA,MLB,2.13GHZ,HY 2GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX5,CAPS:SS,DDR3:HYNIX_2GB   |
| 639-1085   | PCBA,MLB,2.13GHZ HY 2GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX8,CAPS:TY,DDR3:HYNIX_2GB   |
| 639-1089   | PCBA,MLB,2.13GHZ HY 4GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXF,CAPS:MU,DDR3:HYNIX_4GB   |
| 639-1075   | PCBA,MLB,2.13GHZ HY 4GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWX,CAPS:SS,DDR3:HYNIX_4GB   |
| 639-1079   | PCBA,MLB,2.13GHZ HY 4GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX2,CAPS:TY,DDR3:HYNIX_4GB   |
| 639-1099   | PCBA,MLB,2.13GHZ MI 2GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXR,CAPS:MU,DDR3:MICRON_2GB  |
| 639-1087   | PCBA,MLB,2.13GHZ MI 2GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXC,CAPS:SS,DDR3:MICRON_2GB  |
| 639-1069   | PCBA,MLB,2.13GHZ MI 2GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWP,CAPS:TY,DDR3:MICRON_2GB  |
| 639-1100   | PCBA,MLB,2.13GHZ MI 4GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXT,CAPS:MU,DDR3:MICRON_4GB  |
| 639-1093   | PCBA,MLB,2.13GHZ MI 4GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXK,CAPS:SS,DDR3:MICRON_4GB  |
| 639-1076   | PCBA,MLB,2.13GHZ MI 4GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWY,CAPS:TY,DDR3:MICRON_4GB  |
| 639-1074   | PCBA,MLB,2.13GHZ SA 2GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWW,CAPS:MU,DDR3:SAMSUNG_2GB |
| 639-1072   | PCBA,MLB,2.13GHZ SA 2GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWT,CAPS:SS,DDR3:SAMSUNG_2GB |
| 639-1086   | PCBA,MLB,2.13GHZ SA 2GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX9,CAPS:TY,DDR3:SAMSUNG_2GB |
| 639-1073   | PCBA,MLB,2.13GHZ SA 4GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWV,CAPS:MU,DDR3:SAMSUNG_4GB |
| 639-1081   | PCBA,MLB,2.13GHZ SA 4GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX4,CAPS:SS,DDR3:SAMSUNG_4GB |
| 639-1094   | PCBA,MLB,2.13GHZ SA 4GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXL,CAPS:TY,DDR3:SAMSUNG_4GB |
| 639-1450   | PCBA,MLB,1.86GHZ EL 2GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG4W,CAPS:MU,DDR3:ELPIDA_2GB  |
| 639-1451   | PCBA,MLB,1.86GHZ EL 2GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG4Y,CAPS:SS,DDR3:ELPIDA_2GB  |
| 639-1455   | PCBA,MLB,1.86GHZ EL 2GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG53,CAPS:TY,DDR3:ELPIDA_2GB  |
| 639-1453   | PCBA,MLB,2.13GHZ EL 2GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG51,CAPS:MU,DDR3:ELPIDA_2GB  |
| 639-1454   | PCBA,MLB,2.13GHZ EL 2GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG52,CAPS:SS,DDR3:ELPIDA_2GB  |
| 639-1452   | PCBA,MLB,2.13GHZ EL 2GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG50,CAPS:TY,DDR3:ELPIDA_2GB  |
| 639-1458   | PCBA,MLB,1.86GHZ EL 4GB,MU CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5P,CAPS:MU,DDR3:ELPIDA_4GB  |
| 639-1463   | PCBA,MLB,1.86GHZ EL 4GB,SS CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5W,CAPS:SS,DDR3:ELPIDA_4GB  |
| 639-1460   | PCBA,MLB,1.86GHZ EL 4GB,TY CAP,K16 | K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5T,CAPS:TY,DDR3:ELPIDA_4GB  |
| 639-1462   | PCBA,MLB,2.13GHZ EL 4GB,MU CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5Q,CAPS:MU,DDR3:ELPIDA_4GB  |
| 639-1459   | PCBA,MLB,2.13GHZ EL 4GB,SS CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5V,CAPS:SS,DDR3:ELPIDA_4GB  |
| 639-1461   | PCBA,MLB,2.13GHZ EL 4GB,TY CAP,K16 | K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5R,CAPS:TY,DDR3:ELPIDA_4GB  |
| 607-6915   | CMN PTS,PCBA,MLB,K16               | K16_COMMON  |
| 085-1327   | K16 MLB DEVELOPMENT BOM            | K16_DEVEL:ENG   |

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION                   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWM]   | CRITICAL | EEEE:DCWM  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWN]   | CRITICAL | EEEE:DCWN  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWP]   | CRITICAL | EEEE:DCWP  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWQ]   | CRITICAL | EEEE:DCWQ  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCLR]   | CRITICAL | EEEE:DCWR  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWT]   | CRITICAL | EEEE:DCWT  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWV]   | CRITICAL | EEEE:DCWV  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWW]   | CRITICAL | EEEE:DCWW  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWX]   | CRITICAL | EEEE:DCWX  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCWY]   | CRITICAL | EEEE:DCWY  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX0]   | CRITICAL | EEEE:DCX0  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX1]   | CRITICAL | EEEE:DCX1  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX2]   | CRITICAL | EEEE:DCX2  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX3]   | CRITICAL | EEEE:DCX3  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX4]   | CRITICAL | EEEE:DCX4  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX5]   | CRITICAL | EEEE:DCX5  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX6]   | CRITICAL | EEEE:DCX6  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX7]   | CRITICAL | EEEE:DCX7  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX8]   | CRITICAL | EEEE:DCX8  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCX9]   | CRITICAL | EEEE:DCX9  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXC]   | CRITICAL | EEEE:DCXC  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXD]   | CRITICAL | EEEE:DCXD  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXF]   | CRITICAL | EEEE:DCXF  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXG]   | CRITICAL | EEEE:DCXG  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXH]   | CRITICAL | EEEE:DCXH  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXJ]   | CRITICAL | EEEE:DCXJ  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXK]   | CRITICAL | EEEE:DCXK  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXL]   | CRITICAL | EEEE:DCXL  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXM]   | CRITICAL | EEEE:DCXM  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXN]   | CRITICAL | EEEE:DCXN  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXP]   | CRITICAL | EEEE:DCXP  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXQ]   | CRITICAL | EEEE:DCXQ  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCLR]   | CRITICAL | EEEE:DCXR  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXT]   | CRITICAL | EEEE:DCXT  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXV]   | CRITICAL | EEEE:DCXV  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DCXW]   | CRITICAL | EEEE:DCXW  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG4W]   | CRITICAL | EEEE:DG4W  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG4Y]   | CRITICAL | EEEE:DG4Y  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG53]   | CRITICAL | EEEE:DG53  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG51]   | CRITICAL | EEEE:DG51  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG52]   | CRITICAL | EEEE:DG52  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG50]   | CRITICAL | EEEE:DG50  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5P]   | CRITICAL | EEEE:DG5P  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5W]   | CRITICAL | EEEE:DG5W  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5T]   | CRITICAL | EEEE:DG5T  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5Q]   | CRITICAL | EEEE:DG5Q  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5V]   | CRITICAL | EEEE:DG5V  |
| 825-7557    | 1   | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEEE_DG5R]   | CRITICAL | EEEE:DG5R  |

SAMSUNG

MURATA

TAIYO YUDEN

| PART NUMBER | QTY | DESCRIPTION                 | REFERENCE DES | CRITICAL | BOM OPTION   | PART NUMBER | QTY | DESCRIPTION                 | REFERENCE DES | CRITICAL | BOM OPTION   | PART NUMBER | QTY | DESCRIPTION                 | REFERENCE DES | CRITICAL | BOM OPTION   |
|-------------|-----|-----------------------------|---------------|----------|--------------|-------------|-----|-----------------------------|---------------|----------|--------------|-------------|-----|-----------------------------|---------------|----------|--------------|
| 138S0632    | 1   | CAP, 2.2UF, 6.3V, 20%, 0402 | C4807         | CRITICAL | SS_CAP_2_2UF | 138S0633    | 1   | CAP, 2.2UF, 6.3V, 20%, 0402 | C4807         | CRITICAL | MU_CAP_2_2UF | 138S0634    | 1   | CAP, 2.2UF, 6.3V, 20%, 0402 | C4807         | CRITICAL | TY_CAP_2_2UF |

K16-Specific BOM Tables

| PART NUMBER | QTY | DESCRIPTION                           | REFERENCE DES | CRITICAL | BOM OPTION       |
|-------------|-----|---------------------------------------|---------------|----------|------------------|
| 337S3751    | 1   | PDC,SLGAB,PRQ,1.86,17M,1066,ED,6M,BGA | U1000         | CRITICAL | CPU:1.86GHZ      |
| 337S3758    | 1   | PDC,SLGEQ,PRQ,2.13,17M,1066,ED,6M,BGA | U1000         | CRITICAL | CPU:2.13GHZ      |
| 341T0276    | 1   | IC ASSY,SMC EXTERNAL,K16              | U4900         | CRITICAL | SMC:PROG         |
| 341T0275    | 1   | IC ASSY,EPI UNLOCKED,K16              | U6100         | CRITICAL | BOOTROM:UNLOCKED |
| 341S2785    | 1   | IC EPI ROM,FVT,LOCKED,K16             | U6100         | CRITICAL | BOOTROM:LOCKED   |

Sub-BOMs

| PART NUMBER | QTY | DESCRIPTION             | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------|---------------|----------|------------|
| 085-1327    | 1   | K16 MLB DEVELOPMENT BOM | DEVEL         | CRITICAL | DEVEL_BOM  |
| 607-6915    | 1   | CMN PTS,PCBA,MLB,K16    | CMNPTS        | CRITICAL | K16_CMNPTS |

SYNC MASTER=N/A SYNC DATE=N/A

**K16 BOM Variants**

Apple Inc.

DRAWING NUMBER: 051-8467  
REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 5 OF 110  
SHEET: 5 OF 74

Revision History

Proto 0 (ECO #0000876215, v1.0.0, P4 change #210266, 03/16/2010)

v1.1.0 (P4 change #211399, 03/24/2010)

- MCP:
  - 7742015 - Added RC to DDC pass FETs to avoid glitch (pp. 7, 93).
  - 7788138 - Added feedback divider and BOM tables for more HVDD LDOs (pp. 4, 25).
- SMC:
  - 7761747 - Added resistors to connect TCON to SMC or MCP SMBus (pp. 4, 52, 90).
  - 7787883 - Added support for DP HPD wake / S4 state (pp. 4, 7, 8, 19, 49, 50, 78, 94).
- SMS:
  - 7765466 - Added S3 pull-up to SMS\_INT\_L to prevent leakage path (pp. 50, 59).
- General:
  - 7769139 - Unstuffed SMS circuit (pg. 4).
  - 7787897 - Property/page fixes to reduce CheckPlus warnings/errors (pp. 7, 8, 12, 17, 74, 93, 108).

v1.2.0 (P4 change #211839, 03/26/2010)

- USB:
  - 7796626 - Changed port switch from TPS2052B to TPS2069 (pg. 46).
- SMC:
  - 7787883 - Added PLACE\_NEAR property on R5022 to avoid stub (pg. 50).
- SMBus:
  - 7761747 - Added TCON I2C nets to FUNC\_TEST list for J9000 (pg. 7).
- Power:
  - 7796648 - Changed DP and LCD power from PP3V3\_S3 to PP3V3\_S5 (pp. 8, 90).
  - 7796658 - Changed backlight driver to E00 version (pg. 97).
- BOM:
  - 7796661 - Set up primary & alternate for power supply FET (pp. 4, 72).
  - 7796654 - Consolidated SSM6N15FE to SSM6N37FE (pg. 48).
  - 7796658 - Changed RCs on some SMC analog inputs (pg. 54).
  - 7796683 - Stuffed RC on backlight driver PWM input (pg. 97).
- General:
  - 7796631 - Sorted BOM variants for easier verification (pg. 5).
  - 7796631 - Cosmetic clean-up (pg. 76).

v1.3.0 (P4 change #212050, 03/26/2010)

- SMBus:
  - 7761747 - Added isolation FET and unstuffed series R's on TCON I2C for now (pp. 4, 90, 108).
- Power Supply:
  - 7796661 - Removed alternate FET, made some FETs primary to other APN (pp. 4, 72, 73, 76).
  - 7798425 - R/C value changes for 3.42V G3Hot power supply (pg. 69).
  - 7798399 - R/C value changes for 5V/3.3V power supply (pg. 72).
  - 7800179 - R value changes for CPU VCore power supply (pg. 74).
  - 7798445 - R value changes for 0.9V S5 power supply (pg. 77).
  - 7796658 - Changed backlight driver back to non-E00 version (pp. 4, 97).
- BOM:
  - 7796658 - Added alternates for two caps per GSM and removed unused alternates (pg. 4).
  - 7798399 - Consolidated 100pF caps (pp. 74, 75).

v1.4.0 (P4 change #212757, 03/31/2010)


- MCP SPI:
  - 7809733 - Changed strapping to select 62.5MHz SPI bus frequency (pg. 4).
- SMBus:
  - 7796631 - Added XDP connection to SMBus aliases page (pp. 13, 52).
  - 7808530 - Changed SMC 'MGMT' SMBus pull-ups from 4.7K to 2K (pg. 52).
  - 7761747 - Documented SMBus addresses for panel (pg. 52).
- SD Card:
  - 7800415 - Changed SD Card discharge R to more standard value (pg. 48).
- Power Supplies:
  - 7803283 - Changed 5V S3 regulator output from 5.02V to 5.12V nominal (pg. 72).
  - 7809760 - Stuffed C9799 and clarified tables/BOMOPTIONS around these parts (pg. 97).

Proto 1 (ECO #0000884508, v2.0.0, P4 change #212783, 03/31/2010)

v2.1.0 (P4 change #??????, ??/??/2010)

- BOM:
  - 7796658 - Changed OMITs to OMIT\_TABLES (pp. 10-11, 14-20, 26, 31-36, 49, 61).

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

|   |  |                |          |
|---|--|----------------|----------|
| SYNC MASTER=N/A   |  | SYNC DATE=N/A  |          |
| Revision History  |  |                |          |
|  Apple Inc.  |  | DRAWING NUMBER | 051-8467 |
|   |  | REVISION       | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH         |          |
|   |  | PAGE           | 6 OF 110 |
|   |  | SHEET          | 6 OF 74  |
|   |  | SIZE           | D        |

# Functional Test Points

# NO\_TEST Nets

## J4001: AirPort / BT Connector

| FUNC_TEST | Value             | Notes    |
|-----------|-------------------|----------|
| TRUE      | PP3V3 WLAN F      | 7 34 40  |
| TRUE      | WIFI EVENT L      | 34 39 40 |
| TRUE      | PCIE AP R2D N     | 34 68    |
| TRUE      | PCIE AP R2D P     | 34 68    |
| TRUE      | PCIE CLK100M AP N | 16 34 68 |
| TRUE      | PCIE CLK100M AP P | 16 34 68 |
| TRUE      | USB BT P          | 18 34 69 |
| TRUE      | USB BT N          | 18 34 69 |
| TRUE      | PCIE AP D2R P     | 16 34 68 |
| TRUE      | PCIE AP D2R N     | 16 34 68 |
| TRUE      | PCIE WAKE L       | 16 34    |
| TRUE      | AP RESET CONN L   | 34       |
| TRUE      | AP CLKREQ O L     | 34       |
| TRUE      | =PP3V3 S3 BT      | 8 34     |

(Need to add 6 GND TPs)

## J5600: Fan Connector

| FUNC_TEST | Value       | Notes  |
|-----------|-------------|--------|
| TRUE      | PP5V S0     | 7 8 58 |
| TRUE      | FAN RT TACH | 46     |
| TRUE      | FAN RT PWM  | 46     |

(Need to add 1 GND TP)

## J5700: IPD Flex Connector

| FUNC_TEST | Value            | Notes         |
|-----------|------------------|---------------|
| TRUE      | =PP5V S3 TPAD    | 8 57          |
| TRUE      | =PP3V42 G3H TPAD | 8 47          |
| TRUE      | =PP3V3 S3 TPAD   | 8 47          |
| TRUE      | USB TPAD CONN P  | 47 72         |
| TRUE      | USB TPAD CONN N  | 47 72         |
| TRUE      | =I2C TPAD SDA    | 42 47         |
| TRUE      | =I2C TPAD SCL    | 42 47         |
| TRUE      | SMC ONOFF L      | 39 40 47      |
| TRUE      | SMC LID          | 7 37 39 40 47 |
| TRUE      | SMC TPAD_RST L   | 40 47         |

(Need to add 5 GND TPs)

## FSB Signals (Covered via CPU/MCP JTAG)

| NO_TEST | Value              | Notes    |
|---------|--------------------|----------|
| TRUE    | FSB A L<35..3>     | 10 14 66 |
| TRUE    | FSB ADS L          | 10 14 66 |
| TRUE    | FSB ADSTB L<1..0>  | 10 14 66 |
| TRUE    | FSB D L<63..0>     | 10 14 66 |
| TRUE    | FSB DINV L<3..0>   | 10 14 66 |
| TRUE    | FSB DSTB L N<3..0> | 10 14 66 |
| TRUE    | FSB DSTB L P<3..0> | 10 14 66 |
| TRUE    | FSB HIT L          | 10 14 66 |
| TRUE    | FSB HITM L         | 10 14 66 |
| TRUE    | FSB LOCK L         | 10 14 66 |
| TRUE    | FSB REQ L<4..0>    | 10 14 66 |

## J4501: SATA SSD Connector

| FUNC_TEST | Value            | Notes |
|-----------|------------------|-------|
| TRUE      | PP3V3 S0 HDD R   | 7 35  |
| TRUE      | SATA HDD D2R C P | 35 68 |
| TRUE      | SATA HDD D2R C N | 35 68 |
| TRUE      | SATA HDD R2D N   | 35 68 |
| TRUE      | SATA HDD R2D P   | 35 68 |
| TRUE      | SMC HDD_QQB_TEMP | 35 39 |
| TRUE      | SMC HDD_TEMP_CTL | 35 39 |

(Need to add 6 GND TPs)

## J6900: DC-In Connector

| FUNC_TEST | Value             | Notes |
|-----------|-------------------|-------|
| TRUE      | =PP18V5 DCIN CONN | 8 50  |
| TRUE      | =PP5V S3 LIO CONN | 8 50  |

(Need to add 6 GND TPs)

## J6903: Speaker Connector

| FUNC_TEST | Value           | Notes |
|-----------|-----------------|-------|
| TRUE      | SPKRAMP R P OUT | 49 50 |
| TRUE      | SPKRAMP R N OUT | 49 50 |

## J6950: Battery Connector

| FUNC_TEST | Value             | Notes |
|-----------|-------------------|-------|
| TRUE      | PPVBAT G3H CONN   | 50 51 |
| TRUE      | SMBUS_SMC_BSA_SCL | 42 71 |
| TRUE      | SMBUS_SMC_BSA_SDA | 42 71 |
| TRUE      | SYS_DETECT L      | 50    |

(Need to add 4 GND TPs near J6950 and 1 for shield)

## J9000: Internal DP Connector

| FUNC_TEST | Value             | Notes      |
|-----------|-------------------|------------|
| TRUE      | PPVOUT_SW_LCDBKLT | 7 43 60 63 |
| TRUE      | PP3V3_SW_LCD      | 60         |
| TRUE      | =I2C_TCON_SDA     | 42 60      |
| TRUE      | LED_RETURN_6      | 60 63      |
| TRUE      | LED_RETURN_5      | 60 63      |
| TRUE      | LED_RETURN_4      | 60 63      |
| TRUE      | LED_RETURN_3      | 60 63      |
| TRUE      | LED_RETURN_2      | 60 63      |
| TRUE      | LED_RETURN_1      | 60 63      |
| TRUE      | DP_INT_HPD_CONN   | 60         |
| TRUE      | DP_INT_AUX_CH_C_N | 60 72      |
| TRUE      | DP_INT_AUX_CH_C_P | 60 72      |
| TRUE      | DP_INT_ML_F_P<0>  | 60 72      |
| TRUE      | DP_INT_ML_F_N<0>  | 60 72      |
| TRUE      | DP_INT_ML_F_P<1>  | 60 72      |
| TRUE      | DP_INT_ML_F_N<1>  | 60 72      |
| TRUE      | =I2C_TCON_SCL     | 42 60      |

(Need to add 5 GND TPs)

## Misc Voltages & Control Signals

| FUNC_TEST | Value                | Notes      |
|-----------|----------------------|------------|
| TRUE      | PPVOUT_SW_LCDBKLT    | 7 43 60 63 |
| TRUE      | PPDCIN_S5_S5         | 8          |
| TRUE      | PPBUS_G3H            | 8 43 50    |
| TRUE      | PPBUS_G3H_ISNS       | 8          |
| TRUE      | PP5V_S3              | 8          |
| TRUE      | PP5V_S3_RTUSB_A_F    | 36         |
| TRUE      | PP5V_S0              | 7 8 58     |
| TRUE      | PP3V42_G3H           | 8          |
| TRUE      | PP3V3_S5             | 8 58 72    |
| TRUE      | PP3V3_SW_DPPWR       | 62         |
| TRUE      | PP3V3_S3             | 8          |
| TRUE      | PP3V3_WLAN_F         | 7 34 40    |
| TRUE      | PP3V3_S0             | 8 58 72    |
| TRUE      | PP3V3_S0_HDD_R       | 7 35       |
| TRUE      | PP3V3_ENET           | 8          |
| TRUE      | PP1V5R1V35_S3        | 8 72       |
| TRUE      | PP1V5_S0             | 8 58 72    |
| TRUE      | PP1V05_S0            | 8 58       |
| TRUE      | PP1V05_S0_MCP_PLL_UF | 8          |
| TRUE      | PP0V9_S5             | 8          |
| TRUE      | PP0V9_ENET           | 8          |
| TRUE      | PPVCORE_S0_CPU       | 8 43       |
| TRUE      | PPVCORE_S0_MCP       | 8 43       |

(Need to add 27 GND TPs)

|      |              |             |
|------|--------------|-------------|
| TRUE | SMC_PM_G2_EN | 39 58       |
| TRUE | PM_SLP_S4_L  | 19 39 58    |
| TRUE | PM_SLP_S3_L  | 19 39 40 58 |

## J4700: LIO Connector

| FUNC_TEST | Value                 | Notes         |
|-----------|-----------------------|---------------|
| TRUE      | =PP3V42_G3H_ONEWIRE   | 8 37          |
| TRUE      | =PP3V3_S0_AUDIO       | 8 37          |
| TRUE      | =PP1V8R1V5_S0_AUDIO   | 8 37          |
| TRUE      | SYS_ONEWIRE           | 37 39         |
| TRUE      | SMC_BC_ACOK           | 9 37 39 40    |
| TRUE      | =USB_PWR_EN           | 36 37 58      |
| TRUE      | SMC_LID               | 7 37 39 40 47 |
| TRUE      | =I2C_LIO_SDA          | 37 42         |
| TRUE      | =I2C_LIO_SCL          | 37 42         |
| TRUE      | =I2C_MIKEY_SCL        | 37 42         |
| TRUE      | =I2C_MIKEY_SDA        | 37 42         |
| TRUE      | AUD_IPHS_SWITCH_EN    | 19 37         |
| TRUE      | AUD_IP_PERIPHERAL_DET | 17 37         |
| TRUE      | AUD_I2C_INT_L         | 19 37         |
| TRUE      | AUD_GPIO_3            | 37 49         |
| TRUE      | SPKRAMP_INR_N         | 37 49 72      |
| TRUE      | SPKRAMP_INR_P         | 37 49 72      |
| TRUE      | USB_EXTD_N            | 18 37 69      |
| TRUE      | USB_EXTD_P            | 18 37 69      |
| TRUE      | USB_CAMERA_N          | 18 37 69      |
| TRUE      | USB_CAMERA_P          | 18 37 69      |
| TRUE      | HDA_SDOUT             | 19 37 69      |
| TRUE      | HDA_BIT_CLK           | 19 37 69      |
| TRUE      | HDA_SDIN0             | 19 37 69      |
| TRUE      | USB_EXTD_OC_L         | 18 37         |
| TRUE      | HDA_RST_L             | 19 37 69      |
| TRUE      | HDA_SYNC              | 19 37 69      |

(Need to add 5 GND TPs)

## J4800: SD Card Connector


| FUNC_TEST | Value           | Notes |
|-----------|-----------------|-------|
| TRUE      | PP3V3_SW_SD_PWR | 38    |
| TRUE      | SD_CLK          | 38 70 |
| TRUE      | SD_CMD          | 38 70 |
| TRUE      | SD_D<7..0>      | 38 70 |
| TRUE      | SD_CD_L         | 38    |
| TRUE      | SD_WP           | 38    |


(Need to add 2 GND TPs)

## J5100: LPC+SPI Connector

| FUNC_TEST | Value              | Notes       |
|-----------|--------------------|-------------|
| TRUE      | =PP3V3_S5_LPCPLUS  | 8 41        |
| TRUE      | =PP5V_S0_LPCPLUS   | 8 41        |
| TRUE      | LPC_AD<3..0>       | 19 39 41 69 |
| TRUE      | SPI_ALT_MOSI       | 41 69       |
| TRUE      | SPI_ALT_MISO       | 41 69       |
| TRUE      | LPC_FRAME_L        | 19 39 41 69 |
| TRUE      | PM_CLKRUN_L        | 19 39 41    |
| TRUE      | SMC_TMS            | 39 40 41    |
| TRUE      | LPCPLUS_RESET_L    | 25 41       |
| TRUE      | SMC_TDO            | 39 40 41    |
| TRUE      | SMC_TRST_L         | 39 41       |
| TRUE      | SMC_MDI            | 39 41       |
| TRUE      | SMC_TX_L           | 36 39 40 41 |
| TRUE      | LPC_CLK33M_LPCPLUS | 25 41 69    |
| TRUE      | SPIROM_USE_MLB     | 19 41 48    |
| TRUE      | SPI_ALT_CLK        | 41 69       |
| TRUE      | SPI_ALT_CS_L       | 41 69       |
| TRUE      | LPC_SERIRQ         | 19 39 41    |
| TRUE      | LPC_PWRDWN_L       | 19 39 41    |
| TRUE      | SMC_TDI            | 39 40 41    |
| TRUE      | SMC_TCK            | 39 40 41    |
| TRUE      | SMC_RESET_L        | 39 40 41 51 |
| TRUE      | SMC_NMI            | 39 41       |
| TRUE      | SMC_RX_L           | 36 39 40 41 |
| TRUE      | LPCPLUS_GPIO       | 19 41       |

(Need to add 6 GND TPs)


|   |  |                        |          |
|---|--|------------------------|----------|
| SYNC_MASTER=(K99_MLB)   |  | SYNC_DATE=(02/16/2010) |          |
| <b>Functional Test / No Test</b>  |  |                        |          |
|  Apple Inc.  |  | DRAWING NUMBER         | 051-8467 |
|   |  | REVISION               | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH                 |          |
|   |  | PAGE                   | 7 OF 110 |
|   |  | SHEET                  | 7 OF 74  |




|   |  |                        |          |
|---|--|------------------------|----------|
| SYNC MASTER=(K99 MLB)   |  | SYNC DATE=(02/11/2010) |          |
| PAGE TITLE  |  |                        |          |
| <b>Power Aliases</b>  |  | DRAWING NUMBER         | SIZE     |
| Apple Inc.  |  | 051-8467               | D        |
|   |  | REVISION               |          |
|   |  | 3.3.0                  |          |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                        |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                        |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                        |          |
| II NOT TO REPRODUCE OR COPY IT  |  |                        |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                        |          |
| IV ALL RIGHTS RESERVED  |  |                        |          |
|   |  | PAGE                   | 8 OF 110 |
|   |  | SHEET                  | 8 OF 74  |





Plated Board Slot




CPU Heat Sink Mounting Bosses



MCP Heat Sink Mounting Bosses




EMI I/O Pogo Pins




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)



Digital Ground




CPU Aliases




DisplayPort Aliases



External DisplayPort Signals




Internal DisplayPort Signals




Ethernet Aliases




Charger Signal



MCPCOREISNS Signals




LVDS Aliases




PCI-E Aliases

Unused PCI-E Lanes




SATA Aliases

Unused SATA ODD Signals




USB Aliases


Unused USB Ports



Misc MCP89 Aliases



|   |                |                    |      |
|---|----------------|--------------------|------|
| PAGE TITLE  |                | SYNC DATE=(MASTER) |      |
| <b>Signal Aliases</b>   |                |                    |      |
| Apple Inc.  | DRAWING NUMBER | 051-8467           | SIZE |
|   | REVISION       | 3.3.0              | D    |
| NOTICE OF PROPRIETARY PROPERTY:   |                | BRANCH             |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |                | PAGE               |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |                | 9 OF 110           |      |
| II NOT TO REPRODUCE OR COPY IT  |                | SHEET              |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |                | 9 OF 74            |      |
| IV ALL RIGHTS RESERVED  |                |                    |      |



OMIT\_TABLE


OMIT\_TABLE

CPU JTAG Support

PLACE\_NEARS:

PLACE\_NEARS:

|   |                |                      |      |
|---|----------------|----------------------|------|
| PAGE TITLE  |                | SYNC DATE=04/08/2010 |      |
| <b>CPU FSB</b>  |                |                      |      |
| Apple Inc.  | DRAWING NUMBER | 051-8467             | SIZE |
|   | REVISION       | 3.3.0                |      |
| NOTICE OF PROPRIETARY PROPERTY:   |                | BRANCH               |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |                | PAGE                 |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |                | 10 OF 110            |      |
| II NOT TO REPRODUCE OR COPY IT  |                | SHEET                |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |                | 10 OF 74             |      |
| IV ALL RIGHTS RESERVED  |                |                      |      |




(CPU CORE POWER)  
 =PPVCORE\_S0\_CPU 8 11 12 65  
 18 A (CULV Design Target)  
 17.6 A (CULV ICC\_Max)

=PP1V05\_S0\_CPU 8 10 11 12

(CPU IO POWER 1.05V)  
 =PP1V05\_S0\_CPU 8 10 11 12  
 4500 mA (before VCC stable)  
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)  
 =PP1V5\_S0\_CPU 8 12  
 130 mA




|   |  |                            |                   |
|---|--|----------------------------|-------------------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010       |                   |
| <b>CPU Power &amp; Ground</b>   |  |                            |                   |
| Apple Inc.  |  | DRAWING NUMBER<br>051-8467 | SIZE<br>D         |
|   |  | REVISION<br>3.3.0          | BRANCH            |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                            |                   |
|   |  | PAGE<br>11 OF 110          | SHEET<br>11 OF 74 |


# CPU VCORE HF AND BULK DECOUPLING

4x 270uF, 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:  
PLACE ON SAME SIDE AS CPU




# CPU VCORE VID CONNECTIONS

66 54 11 CPU VID<0..6> == IMVP6 VID<0..6>

## VCCA (CPU AVdd) DECOUPLING


11 10 =PPIV5\_S0\_CPU 1x 10uF, 1x 0.01uF



LAYOUT NOTE:  
PLACE C1281 NEAR PIN B34 OF U1000

## VCCP (CPU I/O) DECOUPLING

11 10 =PPIV05\_S0\_CPU 1x 270uF, 12x 2.2uF




LAYOUT NOTE:  
PLACE C1290 CLOSE TO CPU  
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS  
PLACE C1291-C1296 CLOSE TO FSB DATA PINS

SYNC MASTER=(K99\_MLB) SYNC DATE=(02/11/2010)

|   |  |                |           |      |   |
|---|--|----------------|-----------|------|---|
| CPU Decoupling & VID  |  | DRAWING NUMBER | 051-8467  | SIZE | D |
| Apple Inc.  |  | REVISION       | 3.3.0     |      |   |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH         |           |      |   |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE           | 12 OF 110 |      |   |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET          | 12 OF 74  |      |   |
| II NOT TO REPRODUCE OR COPY IT  |  |                |           |      |   |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                |           |      |   |
| IV ALL RIGHTS RESERVED  |  |                |           |      |   |


# Micro2-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0782 Adapter Flex to support chipset debug.




← Direction of XDP adapter flex  
Please place J1300 within 1" of board edge with odd-numbered pins facing edge. Avoid any tall components between J1300 and edge.

|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=03/01/2010 |          |
| eXtended Debug Port (Micro-XDP)   |  |                      |          |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467 |
|   |  | REVISION             | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | 13 OF 110            |          |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | 13 OF 74             |          |
| IV ALL RIGHTS RESERVED  |  |                      |          |



|   |  |                      |           |
|---|--|----------------------|-----------|
| PAGE TITLE  |  | SYNC DATE=04/08/2010 |           |
| <b>MCP CPU Interface</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | SHEET     |
| D   |  | 051-8467             | 14 OF 110 |
| 3.3.0   |  | 14 OF 110            | 14 OF 74  |



OMIT\_TABLE

U1400  
MCP89U-A01  
BGA

SYMBOL 2 OF 11

MEMORY PARTITION 0


OMIT\_TABLE

U1400  
MCP89U-A01  
BGA

SYMBOL 3 OF 11

MEMORY PARTITION 1

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>MCP Memory Interface</b>   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |           |
|   |  | PAGE                 | 15 OF 110 |
|   |  | SHEET                | 15 OF 74  |



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>MCP PCIe Interfaces</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 16 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                | 16 OF 74  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



D

D

C

C

B

B

A


A

OMIT\_TABLE

U1400  
MCP890-A01  
BGA  
SYMBOL 5 OF 11

RGB


FLAT PANEL




NOTE: 100K pull-downs required if HPLUG\_DET0/HPLUG\_DET1 are not used.

### DDC Mode Pull-downs

NOTE: DP\_AUX\_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.



### GPIO Pull-Ups




RGB DAC Disable:  
Okay to float all RGB\_DAC signals.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required (or use as GPIOs).  
Connect +3.3V\_RGBDAC pin to GND.  
NOTE: No Composite/S-Video/Component Video support on MCP89

| MCP Signal           | TMDS/HDMI          | LVDS                  |
|----------------------|--------------------|-----------------------|
| =MCP_IFPA_TXC_P/N    | TMDS_IG_TXC_P/N    | LVDS_IG_A_CLK_P/N     |
| =MCP_IFPA_TXD_P/N<0> | TMDS_IG_TXD_P/N<0> | LVDS_IG_A_DATA_P/N<0> |
| =MCP_IFPA_TXD_P/N<1> | TMDS_IG_TXD_P/N<1> | LVDS_IG_A_DATA_P/N<1> |
| =MCP_IFPA_TXD_P/N<2> | TMDS_IG_TXD_P/N<2> | LVDS_IG_A_DATA_P/N<2> |
| =MCP_IFPA_TXD_P/N<3> | (UNUSED)           | LVDS_IG_A_DATA_P/N<3> |
| =MCP_IFPB_TXC_P/N    | (UNUSED)           | LVDS_IG_B_CLK_P/N     |
| =MCP_IFPB_TXD_P/N<0> | TMDS_IG_TXD_P/N<3> | LVDS_IG_B_DATA_P/N<0> |
| =MCP_IFPB_TXD_P/N<1> | TMDS_IG_TXD_P/N<4> | LVDS_IG_B_DATA_P/N<1> |
| =MCP_IFPB_TXD_P/N<2> | TMDS_IG_TXD_P/N<5> | LVDS_IG_B_DATA_P/N<2> |
| =MCP_IFPB_TXD_P/N<3> | (UNUSED)           | LVDS_IG_B_DATA_P/N<3> |
| =MCP_IFPB_DDC_CLK    | TMDS_IG_DDC_CLK    | LVDS_IG_DDC_CLK       |
| =MCP_IFPB_DDC_DATA   | TMDS_IG_DDC_DATA   | LVDS_IG_DDC_DATA      |

LVDS: Power +VDD\_IFPx at 1.8V  
TMDS: Power +VDD\_IFPx at 3.3V

|   |  |                            |                   |
|---|--|----------------------------|-------------------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010       |                   |
| <b>MCP Graphics</b>   |  |                            |                   |
| Apple Inc.  |  | DRAWING NUMBER<br>051-8467 | SIZE<br>D         |
|   |  | REVISION<br>3.3.0          |                   |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                            |                   |
|   |  | PAGE<br>17 OF 110          | SHEET<br>17 OF 74 |



OMIT TABLE

U1400  
MCP89U-A01  
BGA  
SYMBOL 6 OF 11


SATA  
USB

LAN

Only USB8+11 support nv  
USB JTAG in S3/S4/S5.  
Internal 19.5K Pull-Downs on all USB pairs  
OHCI0/EHCIO  
OHCI1/EHC11


Internal MAC Disable:  
Connect RGMII\_RXD<0:3> together to 10K pull-down.  
Connect RGMII\_RXCLK to 10K pull-down.  
Connect RGMII\_RXCTL to 10K pull-down.  
Connect RGMII\_INTR to 10K pull-down (if not used as GPIO).  
+3.3V\_PLL\_MAC\_DUAL must remain connected to 3.3V RMGT rail.  
RGMII\_COMP\_VDD/\_GND must remain connected as shown.  
Connect RGMII\_VREF to 10K pull-down.  
Connect RGMII\_MDIO to 10K pull-down.  
All other pins can be left TP or NC.

|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br><b>MCP SATA, USB &amp; Ethernet</b>   |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>18 OF 110   |  | SHEET<br>18 OF 74    |  |




### HDA Output Caps

For EMI Reduction on HDA interface




### GPIO Pull-Ups/Downs



Current numbers from MCP89 A01 Bring-Up Support document (MCP89\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

### Platform-Specific Connections



NOTE: MCP SLP\_S5# signal has the behavior of Intel's SLP\_S4# signal

| BUF_SIO_CLK Frequency |          |
|-----------------------|----------|
| Frequency             | HDA_SYNC |
| 24 MHz                | 1        |
| 14.31818 MHz          | 0        |

| BIOS Boot Select |            |
|------------------|------------|
| I/F              | LPC_FRAME# |
| LPC              | 0          |
| SPI              | 1          |

NOTE: MCP89 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

| SPI Frequency Select |        |         |
|----------------------|--------|---------|
| Frequency            | SPI_DO | SPI_CLK |
| 25.0 MHz             | 0      | 0       |
| 31.2 MHz             | 0      | 1       |
| 42.7 MHz             | 1      | 0       |
| 62.5 MHz             | 1      | 1       |

NOTE: 42 & 62 MHz use FAST\_READ command. Straps not provided on this page.

NOTE: MCP SLP\_S5# pin has the behavior of Intel's SLP\_S4# signal.

R1970 MCP\_SPKR:  
 0 = USER mode (Normal boot mode)  
 1 = SAFE mode (For ROMSIP recovery)  
 Connects to SMC for automatic recovery.

SYNC MASTER=K99\_MLB SYNC DATE=04/08/2010

**MCP HDA, LPC & MISC**

Apple Inc.


DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 19 OF 110 SHEET: 19 OF 74

NOTE: "SW" rails are dynamically switched in the S0 state as needed, controlled by MCP89 GPIOs.



SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

**MCP Power & Ground**


Apple Inc. DRAWING NUMBER 051-8467 SIZE D

REVISION 3.3.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR PUBLISH IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE 20 OF 110 SHEET 20 OF 74


Current numbers from MCP89 A01 Bring-Up Support document (MCP80\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.




### DIMM CKE Clamps



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| MCP89 Memory Rail Gating  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 23 OF 110 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 21 OF 74  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| MCP89 GFX Core Rail Gating  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | 051-8467             | D         |
|   |  | REVISION             |           |
|   |  | 3.3.0                |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 24 OF 110 |
|   |  | SHEET                | 22 OF 74  |



| PART NUMBER | QTY | DESCRIPTION                               | REFERENCE DES | CRITICAL | BOM OPTION     |
|-------------|-----|---|---------------|----------|----------------|
| 353S2988    | 1   | IC, MIC5366, LDO REG, 2.5V, 150MA, SC70   | U2590         | CRITICAL | HVDDLDO: FIXED |
| 353S2979    | 1   | IC, LDO, TPS717, ADJ, 150MA, 3%, SC70, HF | U2590         | CRITICAL | HVDDLDO: ADJ   |

$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

**MCP Standard Decoupling**

Apple Inc.


DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 25 OF 110 SHEET: 23 OF 74

Current numbers from MCP89 A01 Bring-Up Support document (MCP80\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.




Current numbers from MCP89 A01 Bring-Up Support document (MCP80\_TDP\_EDP\_Bringup\_Targets\_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |           |
| MCP Graphics Support  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 26 OF 110 |
|   |  | SHEET                | 24 OF 74  |



### RTC Crystal




### MCP 25MHz Crystal




### Platform Reset Connections


#### LPC Reset (Unbuffered)




#### PCIE Reset (Unbuffered)




### MCP S0 PWRGD & CPU\_VLD



### System Reset Circuit




|   |       |                        |           |
|---|-------|------------------------|-----------|
| PAGE TITLE  |       | SYNC DATE=(02/11/2010) |           |
| <b>SB Misc</b>  |       | DRAWING NUMBER         | SIZE      |
| Apple Inc.  |       | 051-8467               | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |       | REVISION               |           |
|   |       | 3.3.0                  |           |
|   |       | PAGE                   | 28 OF 110 |
|   | SHEET | 25 OF 74               |           |




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL

|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br>DDR3 DRAM Channel A (0-31)  |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>31 OF 110   |  | SHEET<br>26 OF 74    |  |




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL

|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br>DDR3 DRAM Channel A (32-63)   |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>32 OF 110   |  | SHEET<br>27 OF 74    |  |




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL


|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br><b>DDR3 DRAM Channel B (0-31)</b>   |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>33 OF 110   |  | SHEET<br>28 OF 74    |  |





A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL

|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br>DDR3 DRAM Channel B (32-63)   |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>34 OF 110   |  | SHEET<br>29 OF 74    |  |




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>DDR BYPASSING 1</b>  |  |                      |           |
|  Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 35 OF 110 |
|   |  | SHEET                | 30 OF 74  |





|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>DDR BYPASSING 2</b>  |  |                      |           |
|  Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 36 OF 110 |
|   |  | SHEET                | 31 OF 74  |

MEM CLOCK TERMINATION

Place RC end termination after last DRAM  
Place Source Cterm at neckdown at first DRAM




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE





NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



PCA9557D RESET L  
RST\* on 'platform reset' so that system watchdog will disable margining.  
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

Required zero ohm resistors when no VREF margining circuit stuffed

| PART NUMBER | QTY | DESCRIPTION                           | REFERENCE DES | CRITICAL | BOM OPTION  |
|-------------|-----|---------------------------------------|---------------|----------|-------------|
| 117S0002    | 2   | RES, MF, 1/20W, 0.0 OHM, 5, 0201, SMD | R3921, R3923  |          | VREFMRGN:NO |

### Page Notes

- Power aliases required by this page:
  - =PP3V3\_S3\_VREFMRGN
  - =PPVTT\_S3\_DDR\_BUF
- Signal aliases required by this page:
  - =I2C\_VREFDACS\_SCL
  - =I2C\_VREFDACS\_SDA
  - =I2C\_PCA9557D\_SCL
  - =I2C\_PCA9557D\_SDA
- BOM options provided by this page:
  - VREFMRGN:YES - Stuffs VREF Margining Circuitry.
  - VREFMRGN:NO - Bypasses VREF Margining Circuitry.

|                  | MEM VREF DQ | MEM VREF CA                   | MEM VREG                      | CPU GTLREF (FSB)              |
|------------------|-------------|-------------------------------|-------------------------------|-------------------------------|
| DAC Channel:     | A           | C                             | D                             | D                             |
| PCA9557D Pin:    | 1           | 3                             | 5                             | 7                             |
| Nominal value    |             | 0.75V (DAC: 0x3A)             | 1.5V (DAC: 0x3A)              | 0.7V (DAC: 0x8B)              |
| Margined target: |             | 0.300V - 1.200V (+/- 450mV)   | 1.998V - 1.002V (+/- 498mV)   | 0.200V - 1.050V (+/- 500mV)   |
| DAC range:       |             | 0.000V - 1.501V (0x00 - 0x74) | 0.000V - 1.501V (0x00 - 0x74) | 0.000V - 1.191V (0x00 - 0x5C) |
| Vref current:    |             | +3.4mA - -3.4mA (- = sourced) | +33uA - -33uA (- = sourced)   | +750uA - -528uA (- = sourced) |
| DAC step size:   |             | 7.69mV / step @ output        | 8.59mV / step @ output        | 9.24mV / step @ output        |

SYNC MASTER=K99\_MLB SYNC DATE=04/08/2010

**FSB/DDR3 Vref Margining**


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 39 OF 110 SHEET: 33 OF 74




3V S3 WLAN FET

|         |                  |
|---------|------------------|
| MOSFET  | TPCP8102         |
| CHANNEL | P-TYPE           |
| RDS(ON) | 20-30 MOHM @2.5V |
| LOADING | 0.750 A (EDP)    |

AIRPORT


BLUETOOTH

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |           |
| X21 WIRELESS CONNECTOR  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 40 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                | 34 OF 74  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>SATA CONNECTOR</b>   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 45 OF 110 |
|   |  | SHEET                | 35 OF 74  |


### Port Power Switch




### USB/SMC Debug Mux



### Right USB Port




|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=03/01/2010 |          |
| External USB Connectors   |  |                      |          |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467 |
|   |  | REVISION             | 3.3.0    |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | 46 OF 110            |          |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | 36 OF 74             |          |
| IV ALL RIGHTS RESERVED  |  |                      |          |






(Right Speaker Enable)

|   |  |                    |      |
|---|--|--------------------|------|
| SYNC MASTER=(MASTER)  |  | SYNC DATE=(MASTER) |      |
| Left I/O (LIO) Connector  |  |                    |      |
| Apple Inc.  |  | DRAWING NUMBER     | SIZE |
|   |  | 051-8467           | D    |
|   |  | REVISION           |      |
|   |  | 3.3.0              |      |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH             |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                    |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE               |      |
| II NOT TO REPRODUCE OR COPY IT  |  | 47 OF 110          |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | SHEET              |      |
| IV ALL RIGHTS RESERVED  |  | 37 OF 74           |      |



|   |  |                    |  |
|---|--|--------------------|--|
| SYNC MASTER=(MASTER)  |  | SYNC DATE=(MASTER) |  |
| PAGE TITLE<br><b>SecureDigital Card Reader</b>  |  |                    |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D          |  |
| REVISION<br>3.3.0   |  | BRANCH             |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                    |  |
| PAGE<br>48 OF 110   |  | SHEET<br>38 OF 74  |  |

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


H8S2117-R:  
 (SMC\_PECI)  
 (SMC\_PECI\_VREF)  
 (SMC\_PECI\_VSTP)

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K16 MLB   |  | SYNC DATE=06/01/2010 |           |
| SMC   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | 051-8467             | D         |
|   |  | REVISION             |           |
|   |  | 3.3.0                |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 49 OF 110 |
|   |  | SHEET                | 39 OF 74  |
|   |  |                      |           |


### SMC Reset "Button", Supervisor & AVREF Supply




### Debug Power "Buttons"




### SMC Crystal Circuit



### System (Sleep) LED Circuit



### SMC FSB to 3.3V Level Shifting



### SMC Aliases

|                     |   |                    |
|---------------------|---|--------------------|
| SMC LCDCLKT ISENSE  | = | SMS X AXIS         |
| SMC WLAN ISENSE     | = | SMS Y AXIS         |
| SMC HDD ISENSE      | = | SMS Z AXIS         |
| SMC CSREG ISENSE    | = | SMC ADC14          |
| SMC LCDCLKT VSENSE  | = | SMC ADC15          |
| SMC MCP CORE ISENSE | = | SMC NB CORE ISENSE |
| SMC MCP DDR ISENSE  | = | SMC NB DDR ISENSE  |
| SMC 1V5S3 ISENSE    | = | SMC NB MISC ISENSE |
| TP SMC ANALOG ID    | = | SMC ANALOG ID      |
| TP SMC GPU ISENSE   | = | SMC GPU ISENSE     |
| SMC MCP VSENSE      | = | SMC GPU VSENSE     |
| SMC GFX THROTTLE L  | = | SMC IG THROTTLE L  |
| SMS INT L           | = | SMC SMS INT        |
| MCP WAKE REQ L      | = | SMC G3H POWERON L  |
| SMC MCP SAFE MODE   | = | MCP SPKR           |
| PM SLP S3 L         | = | DP_PWR: S0         |
| SMC SLPS5 L         | = | DP_PWR: SMC        |
| SMC DP HPD L        | = | DP_EXT HPD L       |

### Unused Pins

|                   |   |                   |
|-------------------|---|-------------------|
| SMS ONOFF L       | = | TP SMS ONOFF L    |
| SMC SYS KBDLED    | = | TP SMC SYS KBDLED |
| SMC FAN 1 CTL     | = | TP SMC FAN 1 CTL  |
| TP SMC FAN 1 TACH | = | SMC FAN 1 TACH    |
| SMC FAN 2 CTL     | = | NC SMC FAN 2 CTL  |
| NC SMC FAN 2 TACH | = | SMC FAN 2 TACH    |
| SMC FAN 3 CTL     | = | NC SMC FAN 3 CTL  |
| NC SMC FAN 3 TACH | = | SMC FAN 3 TACH    |
| SMC RSTGATE L     | = | TP SMC RSTGATE L  |
| SMC P10           | = | TP SMC P10        |
| SMC P20           | = | TP SMC P20        |
| SMC P24           | = | TP SMC P24        |
| SMC PH3           | = | TP SMC PH3        |

### SMC Pull-ups

|                    |       |      |                 |
|--------------------|-------|------|-----------------|
| SMC PA0            | R5091 | 100K | 5% 1/20W MF 201 |
| SMC PA1            | R5092 | 100K | 5% 1/20W MF 201 |
| SMC PB4            | R5088 | 10K  | 5% 1/20W MF 201 |
| SMC ONOFF L        | R5070 | 10K  | 5% 1/20W MF 201 |
| SMC LID            | R5071 | 100K | 5% 1/20W MF 201 |
| SMC TX L           | R5073 | 10K  | 5% 1/20W MF 201 |
| SMC RX L           | R5074 | 100K | 5% 1/20W MF 201 |
| SMC TMS            | R5077 | 10K  | 5% 1/20W MF 201 |
| SMC TDO            | R5078 | 10K  | 5% 1/20W MF 201 |
| SMC TDI            | R5079 | 10K  | 5% 1/20W MF 201 |
| SMC TCK            | R5080 | 10K  | 5% 1/20W MF 201 |
| SMC ODD DETECT     | R5040 | 10K  | 5% 1/20W MF 201 |
| SMC BIL BUTTON L   | R5081 | 10K  | 5% 1/20W MF 201 |
| SMC BC ACOK        | R5087 | 470K | 5% 1/20W MF 201 |
| SMC GFX OVERTEMP L | R5094 | 10K  | 5% 1/20W MF 201 |
| SMC G3H POWERON L  | R5098 | 100K | 5% 1/20W MF 201 |
| SMS INT L          | R5093 | 10K  | 5% 1/20W MF 201 |
| WIFI EVENT L       | R5089 | 10K  | 5% 1/20W MF 201 |
| SMC PME S4 L       | R5076 | 100K | 5% 1/20W MF 201 |

### SMC Pull-downs

|                |       |      |                 |
|----------------|-------|------|-----------------|
| SMC ADAPTER EN | R5085 | 10K  | 5% 1/20W MF 201 |
| SMC CASE OPEN  | R5086 | 10K  | 5% 1/20W MF 201 |
| SMC DP HPD L   | R5090 | 100K | 5% 1/20W MF 201 |

SYNC MASTER=(K99 MLB) SYNC DATE=(03/01/2010)

Apple Inc. SMC Support

Drawing Number: 051-8467

Revision: 3.3.0


Page: 50 OF 110

Sheet: 40 OF 74


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




## LPC+SPI Connector




## SPI Bus Series Termination



## EFI Debug ROM




|   |  |                      |  |
|---|--|----------------------|--|
| PAGE TITLE  |  | SYNC DATE=04/08/2010 |  |
| LPC+SPI Debug Connector   |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| 051-8467  |  | D                    |  |
| REVISION  |  | BRANCH               |  |
| 3.3.0   |  |                      |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |  |
| IV ALL RIGHTS RESERVED  |  |                      |  |
| PAGE  |  | SHEET                |  |
| 51 OF 110   |  | 41 OF 74             |  |




|   |  |                            |                   |
|---|--|----------------------------|-------------------|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=07/23/2010       |                   |
| PAGE TITLE<br>K16/K99 SMus Connections  |  |                            |                   |
| Apple Inc.  |  | DRAWING NUMBER<br>051-8467 | SIZE<br>D         |
|   |  | REVISION<br>3.3.0          |                   |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH                     | PAGE<br>52 OF 110 |
|   |  | SHEET                      | 42 OF 74          |


CPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter




AirPort Current Sense / Filter




HDD Current Sense / Filter



LCD Backlight Driver Input Current Sense / Filter




PPVOUT SW LCDBKLT




|   |  |                |  |
|---|--|----------------|--|
| PAGE TITLE  |  | DRAWING NUMBER |  |
| Voltage & Current Sensing   |  | 051-8467       |  |
| Apple Inc.  |  | REVISION       |  |
|   |  | 3.3.0          |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH         |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE           |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | 53 OF 110      |  |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET          |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | 43 OF 74       |  |
| IV ALL RIGHTS RESERVED  |  |                |  |


DCIN (AMON) Current Sense, RMUX & Filter




Battery (BMON) Current Sense, MUX & Filter




Chipset Regulators High-Side Current Sense / Filter



MCP VCore Current Sense Filter




MCP MEM VDD Current Sense / Filter



VERIFY ALL RESISTOR AND GAINS

CPU VCore Load Side Current Sense / Filter




|   |  |                      |           |
|---|--|----------------------|-----------|
| PAGE TITLE  |  | SYNC DATE=04/08/2010 |           |
| Current Sensing   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | PAGE                 | 54 OF 110 |
|   |  | SHEET                | 44 OF 74  |

D

D


### CPU T-Diode Thermal Sensor



C

C

### MCP T-Diode Thermal Sensor



B


B

A

A


|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| Thermal Sensors   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | BRANCH               |           |
| II NOT TO REPRODUCE OR COPY IT  |  | PAGE                 | 55 OF 110 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | SHEET                | 45 OF 74  |
| IV ALL RIGHTS RESERVED  |  |                      |           |

# FAN CONNECTOR




|   |  |                      |  |
|---|--|----------------------|--|
| SYNC_MASTER=K99_MLB   |  | SYNC_DATE=04/08/2010 |  |
| PAGE TITLE: Fan   |  |                      |  |
| DRAWING NUMBER: 051-8467  |  | SIZE: D              |  |
| REVISION: 3.3.0   |  | BRANCH:              |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE: 56 OF 110   |  | SHEET: 46 OF 74      |  |

# IPD Flex Connector



|   |  |                      |      |
|---|--|----------------------|------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |      |
| <b>WELLSPRING 1</b>   |  |                      |      |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE |
|   |  | 051-8467             | D    |
|   |  | REVISION             |      |
|   |  | 3.3.0                |      |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | 57 OF 110            |      |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | 47 OF 74             |      |
| IV ALL RIGHTS RESERVED  |  |                      |      |



MCP89 SPI Frequency Select

| Frequency | SPI_MOSI | SPI_CLK |
|-----------|----------|---------|
| 25.0 MHz  | 0        | 0       |
| 31.2 MHz  | 0        | 1       |
| 41.7 MHz  | 1        | 0       |
| 62.5 MHz  | 1        | 1       |

NOTE: 42 & 62 MHz use FAST\_READ command.

SYNC\_MASTER=K99\_MLB SYNC\_DATE=04/08/2010

PAGE TITLE: SPI ROM

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 61 OF 110 SHEET: 48 OF 74




# SPEAKER AMPLIFIERS

APN: 353S2888



SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB




|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br><b>AUDIO: SPEAKER AMP</b>   |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>66 OF 110   |  | SHEET<br>49 OF 74    |  |

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




Debug LEDs  
(For development only)



K16-Specific  
Battery Connector




Right Speaker Connector



|   |  |                    |           |
|---|--|--------------------|-----------|
| SYNC MASTER=(MASTER)  |  | SYNC DATE=(MASTER) |           |
| DC-In & Battery Connectors  |  |                    |           |
| Apple Inc.  |  | DRAWING NUMBER     | 051-8467  |
|   |  | REVISION           | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH             |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE               | 69 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET              | 50 OF 74  |
| II NOT TO REPRODUCE OR COPY IT  |  |                    |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                    |           |
| IV ALL RIGHTS RESERVED  |  |                    |           |


# Reverse-Current Protection Inrush Limiter

This node is powered through body diodes:  
 \* DCIN through Q7080.  
 \* PBUS through Q7085, Charger TOP FETs and Q7055.




\* R7051 HAS 2.20HM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON \_P AND \_N. (FROM INTERSIL)

|   |  |                |  |
|---|--|----------------|--|
| PAGE TITLE  |  | DRAWING NUMBER |  |
| PBus Supply & Battery Charger   |  | 051-8467       |  |
| Apple Inc.  |  | REVISION       |  |
|   |  | 3.3.0          |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH         |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE           |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | 70 OF 110      |  |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET          |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | 51 OF 74       |  |
| IV ALL RIGHTS RESERVED  |  |                |  |



|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE  |  |                      |  |
| 5V / 3.3V Power Supply  |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| 051-8467  |  | D                    |  |
| REVISION  |  | BRANCH               |  |
| 3.3.0   |  |                      |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |  |
| IV ALL RIGHTS RESERVED  |  |                      |  |
| PAGE  |  | SHEET                |  |
| 72 OF 110   |  | 52 OF 74             |  |



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

| PART NUMBER | QTY | DESCRIPTION                 | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------------------|---------------|----------|------------|
| 114S0331    | 1   | RES,15K,1%,1/16W,MF-LF,0402 | R7321         | CRITICAL | LVDDR3:NO  |

SYNC MASTER=K16 MLB SYNC DATE=06/01/2010

**1.5V/1.35V LVDDR3 Supply**


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 73 OF 110  
 SHEET: 53 OF 74



$OCP = 21.5mV / R7480 + 3.1A$   
 $V_{pmon} = 90 * K * R7480 * V_o * I_o$   
 $K = R7450 / (R7450 + R7451 + R7452)$   
 $28A @ 1V = 1.764V$   
 $Load\ Line = R7480 * 6 / (500U * R7414)$

|                         | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|-------------------------|----------------|----------------|
| 54 GND IMVP6 SGND       | 0.50 MM        | 0.20 MM        |
| 54 IMVP6 DROOP          | 0.25 MM        | 0.20 MM        |
| 54 IMVP6 THERM          | 0.25 MM        | 0.20 MM        |
| 54 IMVP6 ISLEW          | 0.25 MM        | 0.20 MM        |
| 54 PP1V7 S0 IMVP6 VREF  | 0.25 MM        | 0.20 MM        |
| 54 PP5V S0 IMVP6 V5FILT | 0.25 MM        | 0.20 MM        |
| 54 IMVP6 LL             | 1.5 MM         | 0.20 MM        |
| 54 IMVP6 VBST           | 0.25 MM        | 0.20 MM        |
| 54 IMVP6 DRVH           | 1.5 MM         | 0.20 MM        |
| 54 IMVP6 DRVL           | 1.5 MM         | 0.20 MM        |
| 54 IMVP6 VBST RC        | 1.5 MM         | 0.20 MM        |

SYNC MASTER=(K99 MLB) SYNC DATE=(02/16/2010)  
**IMVP6 CPU VCore Regulator**  
 Apple Inc.  
 DRAWING NUMBER: 051-8467  
 REVISION: 3.3.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 74 OF 110  
 SHEET: 54 OF 74



$$V_{im} = 31 * I_o * R_{7525} * (1 + R_{7575}/R_{7573})$$

$$OCP = R_{7569} * 10\mu A / (R_{7525} * (1 + R_{7575}/R_{7573}))$$

| VID<3:0> | VOLTAGE |
|----------|---------|
| 1100     | 0.9750V |
| 1101     | 0.9625V |
| 1110     | 0.9500V |
| 1111     | 0.9375V |
| 0000     | 0.9250V |
| 0001     | 0.9125V |
| 0010     | 0.9000V |
| 0011     | 0.8875V |
| 0100     | 0.8750V |
| 0101     | 0.8625V |
| 0110     | 0.8500V |
| 0111     | 0.8375V |
| 1000     | 0.8250V |
| 1001     | 0.8125V |
| 1010     | 0.8000V |
| 1011     | 0.7875V |

SYNC MASTER=(K99 MLB) SYNC DATE=(02/11/2010)

**MCP VCore Regulator**

Apple Inc.


DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 75 OF 110 SHEET: 55 OF 74

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27



Place XW7610, XW7611  
at desired location for  
remote sensing.

=PPVIN\_S0\_CPUVTT\_S0  
=PP5V\_S0\_CPUVTT\_S0

=PPCPUVTT\_S0\_REG

CPU VTTSENSE P  
CPU VTTSENSE N

PP5V\_S0\_CPUVTT\_S0\_VCC  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=5V

CPUVTT\_S0\_VBST  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
GATE NODE=TRUE  
DIDT=TRUE

CPUVTT\_S0\_DRVH  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
GATE NODE=TRUE  
DIDT=TRUE

CPUVTT\_S0\_LL  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
SWITCH NODE=TRUE  
DIDT=TRUE

CPUVTT\_S0\_DRVL  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
GATE NODE=TRUE  
DIDT=TRUE

C7602  
2.2UF  
10V  
X5R  
603

R7603  
0.1UF  
1/20W  
MF  
201

CPUVTT\_S0\_AGND  
MIN LINE WIDTH=0.6 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=0V

CRITICAL  
C7620  
62UF  
20V  
X5R  
CASE-B2

CRITICAL  
C7621  
62UF  
20V  
X5R  
CASE-B2

C7622  
1000PF  
10V  
X7R  
201

CRITICAL  
Q7630  
RJK03E0DNS  
HWSON-8

CRITICAL  
L7630  
0.82UH-20%-13A-0.0067OHM  
IHL2525C2-SM

CRITICAL  
C7623  
1000PF  
10V  
X5R  
201

CRITICAL  
Q7635  
RJK03E0DNS  
HWSON-8

CRITICAL  
R7640  
0.001

CRITICAL  
C7649  
270UF  
20V  
TANT  
CASE-B4-SM

CRITICAL  
C7648  
270UF  
20V  
TANT  
CASE-B4-SM

=PPCPUVTT\_S0\_REG \*\*  
Vout = 1.05V  
11.5A Max Output  
f = 300 kHz

R7641  
1.78K  
1/20W  
MF  
201

C7640  
1000PF  
10V  
X5R  
201


R7642  
1.78K  
1/20W  
MF  
201

OCP = R7641 x 8.5uA / R7640  
Vout = 0.5V \* (1 + Ra / Rb)


|   |  |                        |           |
|---|--|------------------------|-----------|
| SYNC MASTER=(K99_MLB)   |  | SYNC DATE=(03/01/2010) |           |
| CPUVTT (1.05V) Power Supply   |  |                        |           |
| Apple Inc.  |  | DRAWING NUMBER         | 051-8467  |
|   |  | REVISION               | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH                 |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                   | 76 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                  | 56 OF 74  |
| II NOT TO REPRODUCE OR COPY IT  |  |                        |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                        |           |
| IV ALL RIGHTS RESERVED  |  |                        |           |



### 1.5V S0 Regulator




### 5.0V S5 IPD LDO



| PART NUMBER | QTY | DESCRIPTION                        | REFERENCE DES | CRITICAL | BOM OPTION    |
|-------------|-----|------------------------------------|---------------|----------|---------------|
| 353S3034    | 1   | IC,LDO,MIC5235,5V,1A,150MA,SOT23-5 | U7760         |          | IPD_5V:S5_EXT |


### 1.05V S0 MCP PLL LDO



#### BOMOPTIONS:


MCPPLL\_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.  
MCPPLL\_LDO - STUFFS U7740 AND RELATED CIRCUITRY.  
TO USE U7740, MCPPLL\_R:LDO AND MCPPLL\_LDO MUST BE ACTIVE.  
TO USE 1.05V S0, MCPPLL\_R:REG MUST BE ACTIVE, MCPPLL\_LDO CAN BE ACTIVE, MCPPLL\_R:LDO MUST BE INACTIVE.

### MCP 0.9V S5 (AUXC) Switcher




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |           |
| <b>Misc Power Supplies</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | 3.3.0     |
|   |  | PAGE                 | 77 OF 110 |
|   |  | SHEET                | 57 OF 74  |


### S5 Rail Enables & PGOOD




### S3 Rail Enables




### ENET Rail Enables



### S0 Rail Enables




### VTT Rail Enable




### S0 Rail PGOOD Circuitry

#### S0 Rail PGOOD (ISL Version)




#### S0 Rail PGOOD (BJT Version)



### Power Control Signals


| State               | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0)            | 1                | 1           | 1           |
| Sleep (S3)          | 1                | 1           | 0           |
| Soft-Off (S5)       | 1                | 0           | 0           |
| Battery Off (G3Hot) | 0                | 0           | 0           |

### ISL6259 Frequency Select



### WLAN Enable Generation


\*WLAN\* = (\*S3\* && \*AP\_PWR\_EN\* && (\*AC\* || \*S0\*))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.  
 NOTE: \*AC\* term valid only when Q7891 is stuffed



SYNC MASTER=K99\_MLB SYNC DATE=04/08/2010

|   |   |
|---|---|
| Power Sequencing  |   |
| Apple Inc.  | DRAWING NUMBER: 051-8467 SIZE: D              |
|   | REVISION: 3.3.0                               |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | BRANCH:<br>PAGE: 78 OF 110<br>SHEET: 58 OF 74 |


### 3.3V S3 FET



**Q7910**

|         |               |
|---------|---------------|
| Part    | FDC638P       |
| Type    | P-Channel     |
| Rds(on) | 65 mOhm @2.5V |
| ID(max) | 2.0 A @85C    |
| Loading | 1.274 A (EDP) |


### 3.3V ENET Switch



**U7980**

|         |             |
|---------|-------------|
| Part    | TPS22924C   |
| Type    | Load Switch |
| R(on)   | 18 mOhm Typ |
|         | 50 mOhm Max |
| I(max)  | 2 A         |
| Loading | 0.4 A (EDP) |


### 3.3V S0 FET



**Q7930**

|         |               |
|---------|---------------|
| Part    | TPCP8102      |
| Type    | P-Channel     |
| Rds(on) | 14 mOhm @4.5V |
| ID(max) | 7.2 A @85C    |
| Loading | 3.294 A (EDP) |


### 0.9V ENET FET



**Q7990**

|         |               |
|---------|---------------|
| Part    | SI2312BDS     |
| Type    | N-Channel     |
| Rds(on) | 37 mOhm @2.5V |
| ID(max) | 3.25 A @85C   |
| Loading | 0.140 A (EDP) |

### 5V S0 FET



**Q7940**

|         |               |
|---------|---------------|
| Part    | FDC638P       |
| Type    | P-Channel     |
| Rds(on) | 65 mOhm @2.5V |
| ID(max) | 2.0 A @85C    |
| Loading | 0.100 A (EDP) |

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

**Power FETs**

Apple Inc.

DRAWING NUMBER: 051-8467  
REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 79 OF 110  
SHEET: 59 OF 74

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

LCD Connector  
Internal DP Connector: 518S0787

CRITICAL  
J9000  
CABLINE-CA  
P-RT-SM




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=07/23/2010 |           |
| Internal DisplayPort Connector  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
|   |  | REVISION             | 3.3.0     |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 90 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                | 60 OF 74  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |




|   |  |                      |      |
|---|--|----------------------|------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |      |
| External DisplayPort Support  |  |                      |      |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE |
|   |  | 051-8467             | D    |
|   |  | REVISION             |      |
|   |  | 3.3.0                |      |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 |      |
| II NOT TO REPRODUCE OR COPY IT  |  | 93 OF 110            |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | SHEET                |      |
| IV ALL RIGHTS RESERVED  |  | 61 OF 74             |      |

# Port Power Switch



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=K16 MLB   |  | SYNC DATE=06/01/2010 |           |
| <b>DisplayPort Connector</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | 051-8467  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | 3.3.0     |
|   |  | PAGE                 | 94 OF 110 |
|   |  | SHEET                | 62 OF 74  |



\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

FOR LP8543:  
 STUFF R9741  
 NO STUFF R9740, C9740, C9741, R9754

| PART NUMBER | QTY | DESCRIPTION                              | REFERENCE DES     | CRITICAL | BOM OPTION |
|-------------|-----|--|-------------------|----------|------------|
| 103S0198    | 3   | RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM | R9717,R9718,R9719 |          | BKLT:ENG   |
| 103S0198    | 3   | RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM | R9720,R9721,R9722 |          | BKLT:ENG   |
| 353S2896    | 1   | IC,LP8545,LED BKLT CTRLR,PRODUCTIO,LLP24 | U9701             | CRITICAL | PROJ:K16   |
| 353S2967    | 1   | IC,LP8545,LED BKLT CTRLR,LLP24,K99 VER   | U9701             | CRITICAL | PROJ:K99   |

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=(K99\_MLB) SYNC DATE=(03/01/2010)

**LCD Backlight Driver**


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 97 OF 110  
 SHEET: 63 OF 74



|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=K99_MLB   |  | SYNC DATE=04/08/2010 |  |
| PAGE TITLE<br><b>LCD Backlight Support</b>  |  |                      |  |
| DRAWING NUMBER<br>051-8467  |  | SIZE<br>D            |  |
| REVISION<br>3.3.0   |  | BRANCH               |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |
| PAGE<br>98 OF 110   |  | SHEET<br>64 OF 74    |  |




# ADDITIONAL CPU VCORE HF DECOUPLING


40x 1uF 0402

12 11 # =PPVCORE\_S0\_CPU


LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:  
PLACE ON OPPOSITE SIDE OF CPU



|   |                |                      |      |
|---|----------------|----------------------|------|
| SYNC MASTER=K99 MLB   |                | SYNC DATE=05/18/2010 |      |
| Additional CPU/GPU Decoupling   |                |                      |      |
|   | DRAWING NUMBER | 051-8467             | SIZE |
|   | REVISION       | 3.3.0                | D    |
| NOTICE OF PROPRIETARY PROPERTY:   |                | BRANCH               |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |                | PAGE                 |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |                | 99 OF 110            |      |
| II NOT TO REPRODUCE OR COPY IT  |                | SHEET                |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |                | 65 OF 74             |      |
| IV ALL RIGHTS RESERVED  |                |                      |      |



Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_50S, MEM\_55S, MEM\_70D.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_CLK2MEM, MEM\_CTRL2CTRL, MEM\_CTRL2MEM, MEM\_CMD2CMD, MEM\_CMD2MEM, MEM\_DATA2DATA, MEM\_DATA2MEM, MEM\_DQS2MEM, MEM\_2OTHER.

NV DG says 3x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 2x inner, 4x outer
NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

Multiple tables mapping NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET to specific constraint sets like MEM\_CLK, MEM\_CMD, MEM\_CTRL, MEM\_DATA, MEM\_DQS.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
CMD/CTRL signals should be matched within 150 ps.
All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP\_MEM\_COMP.

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.2.2

Memory Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, and a net name with its properties. Lists constraints for MEM\_A and MEM\_B nets.

Metadata box containing: SYNC\_MASTER=K99 MLB, SYNC\_DATE=04/08/2010, Memory Constraints, Apple Inc., Drawing Number 051-8467, Revision 3.3.0, Page 101 OF 110, Sheet 67 OF 74.

MEM\_A/B\_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27



### LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| CLK_LPC_55S       | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC              | *     | =1.5x_DIELECTRIC     | ?      |
| CLK_LPC          | *     | =2x_DIELECTRIC       | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.7

### USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_USB_RBIA5     | *     | =STANDARD             | 8 MIL              | 8 MIL              | =STANDARD           | =STANDARD            | =STANDARD         |
| USB_90D           | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB              | *     | =2x_DIELECTRIC       | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.8

### SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB              | *     | =2x_DIELECTRIC       | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.9

### HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA              | *     | =2x_DIELECTRIC       | ?      |
| MCP_HDA_COMP     | *     | 8 MIL                | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.10

### SIO Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_55S      | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW         | *     | =1.5x_DIELECTRIC     | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.11

### SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI              | *     | =1.5x_DIELECTRIC     | ?      |

SOURCE: MCP89 Interface DG (DG-04625-001\_v0.9), Section 2.12

### MCP89 Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | SPACING  | NET_TYPE            |            |
|---------------------------|---------------|----------|---------------------|------------|
| LPC_AD                    | LPC_55S       | LPC      | LPC AD<3..0>        | 7 19 39 41 |
| LPC_FRAME_L               | LPC_55S       | LPC      | LPC FRAME L         | 7 19 39 41 |
| LPC_RESET_L               | LPC_55S       | LPC      | LPC RESET L         | 19 25      |
| MCP_LPC_CLK0              | CLK_LPC_55S   | CLK_LPC  | LPC CLK33M SMC R    | 19 25      |
|                           | CLK_LPC_55S   | CLK_LPC  | LPC CLK33M SMC      | 25 39      |
|                           | CLK_LPC_55S   | CLK_LPC  | LPC CLK33M LPCPLUS  | 7 25 41    |
| USB_EXT_A                 | USB_90D       | USB      | USB EXT_A P         | 18 36      |
|                           | USB_90D       | USB      | USB EXT_A N         | 18 36      |
|                           | USB_90D       | USB      | USB EXT_A MUXED P   | 36 72      |
|                           | USB_90D       | USB      | USB EXT_A MUXED N   | 36 72      |
| USB_MINI                  | USB_90D       | USB      | USB MINI P          | 9 18       |
|                           | USB_90D       | USB      | USB MINI N          | 9 18       |
| USB_EXTD                  | USB_90D       | USB      | USB EXT_D P         | 7 18 37    |
|                           | USB_90D       | USB      | USB EXT_D N         | 7 18 37    |
| USB_CAMERA                | USB_90D       | USB      | USB CAMERA P        | 7 18 37    |
|                           | USB_90D       | USB      | USB CAMERA N        | 7 18 37    |
| USB_BT                    | USB_90D       | USB      | USB BT P            | 7 18 34    |
|                           | USB_90D       | USB      | USB BT N            | 7 18 34    |
| USB_TPAD                  | USB_90D       | USB      | USB TPAD P          | 18 47 72   |
|                           | USB_90D       | USB      | USB TPAD N          | 18 47 72   |
| USB_IR                    | USB_90D       | USB      | USB IR P            |            |
|                           | USB_90D       | USB      | USB IR N            |            |
| USB_EXTR                  | USB_90D       | USB      | USB EXTB P          |            |
|                           | USB_90D       | USB      | USB EXTB N          |            |
| USB_T57                   | USB_90D       | USB      | USB T57 P           |            |
|                           | USB_90D       | USB      | USB T57 N           |            |
| USB_EXTC                  | USB_90D       | USB      | USB EXTC P          | 9 18       |
|                           | USB_90D       | USB      | USB EXTC N          | 9 18       |
| USB_SDCARD                | USB_90D       | USB      | USB SDCARD P        | 18 38      |
|                           | USB_90D       | USB      | USB SDCARD N        | 18 38      |
| USB_WM                    | USB_90D       | USB      | USB WM P            |            |
|                           | USB_90D       | USB      | USB WM N            |            |
| MCP_USB_RBIA5             | MCP_USB_RBIA5 |          | MCP USB RBIA5 GND   | 18         |
| SMBUS_MCP_0_CLK           | SMB_55S       | SMB      | SMBUS MCP_0 CLK     | 19 42      |
| SMBUS_MCP_0_DATA          | SMB_55S       | SMB      | SMBUS MCP_0 DATA    | 19 42      |
| (SMBUS_SMC_MGMT_SCL)      | SMB_55S       | SMB      | SMBUS MCP_1 CLK     | 19 42      |
| (SMBUS_SMC_MGMT_SDA)      | SMB_55S       | SMB      | SMBUS MCP_1 DATA    | 19 42      |
| HDA_BIT_CLK               | HDA_55S       | HDA      | HDA BIT_CLK         | 7 19 37    |
|                           | HDA_55S       | HDA      | HDA BIT_CLK R       | 19         |
| HDA_SYNC                  | HDA_55S       | HDA      | HDA SYNC            | 7 19 37    |
|                           | HDA_55S       | HDA      | HDA SYNC R          | 19         |
| HDA_RST_L                 | HDA_55S       | HDA      | HDA RST_L           | 7 19 37    |
|                           | HDA_55S       | HDA      | HDA RST_L           | 7 19 37    |
| HDA_SDIN0                 | HDA_55S       | HDA      | HDA SDIN0           | 7 19 37    |
|                           | HDA_55S       | HDA      | HDA SDIN0           | 7 19 37    |
| HDA_SDOUT                 | HDA_55S       | HDA      | HDA SDOUT           | 7 19 37    |
|                           | HDA_55S       | HDA      | HDA SDOUT R         | 19         |
| MCP_HDA_PULLDN_COMP       | MCP_HDA_COMP  |          | MCP HDA PULLDN COMP | 19         |
| MCP_SUS_CLK               | CLK_SLOW_55S  | CLK_SLOW | PM CLK32K SUSCLK R  | 19 25      |
|                           | CLK_SLOW_55S  | CLK_SLOW | PM CLK32K SUSCLK    | 25 39      |
| SPI_CLK                   | SPI_55S       | SPI      | SPI CLK R           | 19 41      |
|                           | SPI_55S       | SPI      | SPI CLK             | 41         |
| SPI_MOSI                  | SPI_55S       | SPI      | SPI MOSI R          | 19 41      |
|                           | SPI_55S       | SPI      | SPI MOSI            | 41         |
| SPI_MISO                  | SPI_55S       | SPI      | SPI MISO            | 19 41      |
| SPI_CS0                   | SPI_55S       | SPI      | SPI CS0 R L         | 19 41      |
|                           | SPI_55S       | SPI      | SPI CS0 L           | 41         |
|                           | SPI_55S       | SPI      | SPI MLB_CLK         | 41 48      |
|                           | SPI_55S       | SPI      | SPI MLB_MOSI        | 41 48      |
|                           | SPI_55S       | SPI      | SPI MLB_MISO        | 41 48      |
|                           | SPI_55S       | SPI      | SPI MLB_CS_L        | 41 48      |
|                           | SPI_55S       | SPI      | SPI ALT_CLK         | 7 41       |
|                           | SPI_55S       | SPI      | SPI ALT_MOSI        | 7 41       |
|                           | SPI_55S       | SPI      | SPI ALT_MISO        | 7 41       |
|                           | SPI_55S       | SPI      | SPI ALT_CS_L        | 7 41       |

SYNC MASTER=K99\_MLB SYNC DATE=04/08/2010

### MCP Constraints 2

|   |                |            |        |          |
|---|----------------|------------|--------|----------|
|   | DRAWING NUMBER | 051-8467   | SIZE   | D        |
|   | REVISION       | 3.3.0      | BRANCH |          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                |            |        |          |
|   | PAGE           | 103 OF 110 | SHEET  | 69 OF 74 |

### MCP RGMII (Ethernet) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MII_COMP      | *     | =STANDARD             | 7.5 MIL            | 7.5 MIL            | =STANDARD           | =STANDARD            | =STANDARD         |
| ENET_MII_55S      | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_BUF0_CLK     | *     | =3:1_SPACING         | ?      |
| ENET_MII         | *     | 12 MIL               | ?      |

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

### 88E1116R (Ethernet PHY) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_MDI_100D     | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI         | *     | 25 MIL               | ?      |

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

### SD Card Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SD_55S            | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SD_INTERFACE     | *     | =3X_DIELECTRIC       | ?      |

### RGMII Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE     |              |                        |
|---------------------------|--------------|--------------|------------------------|
|                           | PHYSICAL     | SPACING      |                        |
| MCP_MII_COMP              | MCP_MII_COMP |              | MCP MII COMP VDD       |
| MCP_MII_COMP              | MCP_MII_COMP |              | MCP MII COMP GND       |
| MCP_CLK25M_BUF0           | ENET_MII_55S | MCP_BUF0_CLK | MCP CLK25M BUF0 R      |
|                           | ENET_MII_55S | MCP_BUF0_CLK | RTL8211 CLK25M CKXTAL1 |
| ENET_INTR_L               | ENET_MII_55S | ENET_MII     | ENET_INTR L            |
| ENET_MDIO                 | ENET_MII_55S | ENET_MII     | ENET_MDIO              |
| ENET_MDC                  | ENET_MII_55S | ENET_MII     | ENET_MDC               |
| ENET_PWRDWN_L             | ENET_MII_55S | ENET_MII     | ENET_PWRDWN L          |
| ENET_RXCLK                | ENET_MII_55S | ENET_MII     | ENET CLK125M RXCLK R   |
|                           | ENET_MII_55S | ENET_MII     | ENET CLK125M RXCLK     |
|                           | ENET_MII_55S | ENET_MII     | ENET RXD R<3..0>       |
| ENET_RXD_STRAP            | ENET_MII_55S | ENET_MII     | ENET RXD<0>            |
| ENET_RXD_STRAP            | ENET_MII_55S | ENET_MII     | ENET RXD<3..1>         |
| ENET_RXD                  | ENET_MII_55S | ENET_MII     | ENET RX CTRL           |
| ENET_TXCLK                | ENET_MII_55S | ENET_MII     | ENET CLK125M TXCLK     |
| ENET_TXD                  | ENET_MII_55S | ENET_MII     | ENET TXD<0>            |
| ENET_TXD                  | ENET_MII_55S | ENET_MII     | ENET TXD<3..1>         |
| ENET_TXD                  | ENET_MII_55S | ENET_MII     | ENET TX CTRL           |
|                           | ENET_MII_55S | ENET_MII     | ENET RESET L           |


### Ethernet Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE      |          |                  |
|---------------------------|---------------|----------|------------------|
|                           | PHYSICAL      | SPACING  |                  |
| ENET_MDI                  | ENET_MDI_100D | ENET_MDI | ENET MDI P<3..0> |
|                           | ENET_MDI_100D | ENET_MDI | ENET MDI N<3..0> |

### SD Card Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |              |                        |
|---------------------------|----------|--------------|------------------------|
|                           | PHYSICAL | SPACING      |                        |
| SD_DATA                   | SD_55S   | SD_INTERFACE | SD D<4..0>             |
|                           | SD_55S   | SD_INTERFACE | SDCONN DATA<4..0>      |
|                           | SD_55S   | SD_INTERFACE | BCM57765_CR_DATA<4>    |
| SD_DATA_B                 | SD_55S   | SD_INTERFACE | SD D<7..5>             |
|                           | SD_55S   | SD_INTERFACE | SDCONN DATA<7..5>      |
|                           | SD_55S   | SD_INTERFACE | BCM57765_CR_DATA<7..5> |
| SD_CLK                    | SD_55S   | SD_INTERFACE | SD CLK                 |
|                           | SD_55S   | SD_INTERFACE | SD CLK R               |
|                           | SD_55S   | SD_INTERFACE | SDCONN CLK             |
| SD_CMD                    | SD_55S   | SD_INTERFACE | SD CMD                 |
|                           | SD_55S   | SD_INTERFACE | SDCONN_CMD             |
|                           | SD_55S   | SD_INTERFACE | BCM57765_CR_CMD        |

NOTE: SD\_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

|   |  |                      |            |
|---|--|----------------------|------------|
| SYNC MASTER=K99 MLB   |  | SYNC DATE=04/08/2010 |            |
| <b>Ethernet Constraints</b>   |  |                      |            |
|  Apple Inc.                            |  | DRAWING NUMBER       | 051-8467   |
|   |  | REVISION             | 3.3.0      |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |            |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 104 OF 110 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                | 70 OF 74   |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |            |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |            |
| IV ALL RIGHTS RESERVED  |  |                      |            |

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1TO1_DIFFPAIR     | *     | =STANDARD             | =STANDARD          | =STANDARD          | =STANDARD           | 0.1 MM               | 0.1 MM            |

### SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |         |                    |      |
|---------------------------|----------|---------|--------------------|------|
|                           | PHYSICAL | SPACING |                    |      |
| SMBUS_SMC_A_S3_SCL        | SMB 550  | 0300    | SMBUS_SMC_A_S3_SCL | 42   |
| SMBUS_SMC_A_S3_SDA        | SMB 550  | 0300    | SMBUS_SMC_A_S3_SDA | 42   |
| SMBUS_SMC_B_S0_SCL        | SMB 550  | 0300    | SMBUS_SMC_B_S0_SCL | 42   |
| SMBUS_SMC_B_S0_SDA        | SMB 550  | 0300    | SMBUS_SMC_B_S0_SDA | 42   |
| SMBUS_SMC_O_S0_SCL        | SMB 550  | 0300    | SMBUS_SMC_O_S0_SCL | 42   |
| SMBUS_SMC_O_S0_SDA        | SMB 550  | 0300    | SMBUS_SMC_O_S0_SDA | 42   |
| SMBUS_SMC_BSA_SCL         | SMB 550  | 0300    | SMBUS_SMC_BSA_SCL  | 7 42 |
| SMBUS_SMC_BSA_SDA         | SMB 550  | 0300    | SMBUS_SMC_BSA_SDA  | 7 42 |
| SMBUS_SMC_MGMT_SCL        | SMB 550  | 0300    | SMBUS_SMC_MGMT_SCL | 42   |
| SMBUS_SMC_MGMT_SDA        | SMB 550  | 0300    | SMBUS_SMC_MGMT_SDA | 42   |

### SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE      |         |              |       |
|---------------------------|---------------|---------|--------------|-------|
|                           | PHYSICAL      | SPACING |              |       |
| CHGR_CSI                  | 1TO1_DIFFPAIR |         | CHGR_CSI_P   | 51    |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSI_N   | 51    |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSI_R_P | 51    |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSI_R_N | 51    |
| CHGR_CSO                  | 1TO1_DIFFPAIR |         | CHGR_CSO_P   | 51    |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSO_N   | 51    |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSO_R_P | 44 51 |
|                           | 1TO1_DIFFPAIR |         | CHGR_CSO_R_N | 44 51 |

D

D

C

C

B

B

A

A

|   |  |                      |            |
|---|--|----------------------|------------|
| SYNC_MASTER=K99_MLB   |  | SYNC_DATE=04/08/2010 |            |
| <b>SMC Constraints</b>  |  |                      |            |
|   |  | DRAWING NUMBER       | 051-8467   |
|   |  | REVISION             | 3.3.0      |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |            |
|   |  | PAGE                 | 106 OF 110 |
|   |  | SHEET                | 71 OF 74   |

8

7

6

5

4

3

2

1







1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for SAMSUNG, MURATA, and TAIYO YUDEN.

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for SAMSUNG, MURATA, and TAIYO YUDEN.

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for SAMSUNG, MURATA, and TAIYO YUDEN.

22UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for SAMSUNG, MURATA, and TAIYO YUDEN.

Metadata table with fields: SYNC MASTER=K16 MLB, SYNC DATE=06/01/2010, Acoustic Cap BOM Config Tables, Apple Inc., DRAWING NUMBER: 051-8467, REVISION: 3.3.0, PAGE: 110 OF 110, SHEET: 74 OF 74.