

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2010-10-12

# SCHEM, FLYING DUTCHMAN, MLB, K91F

## REV B RELEASE, 01/31/11

Page	Contents	Sync	Date	Page	Contents	Sync	Date	Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER	46	LPC+SPI Debug Connector	K18_MLB	04/27/2010	91	Memory Constraints	K18_MLB	04/27/2010
2	System Block Diagram	K17_REF	06/30/2009	47	SMBus Connections	K18_MLB	04/27/2010	92	PCH Constraints 1	K92_MLB	08/09/2010
3	Power Block Diagram	K17_REF	06/30/2009	48	Voltage & Load Side Current Sensing	K91_DINESH	08/16/2010	93	PCH Constraints 2	K92_MLB	08/09/2010
4	Revision History	MASTER	MASTER	49	High Side and CPU/AXG Current Sensing	K91_DINESH	10/29/2010	94	Ethernet/FW Constraints	K91_ERIC	08/03/2010
5	BOM Configuration	K17_REF	05/28/2009	50	Thermal Sensors	K91_DINESH	09/22/2010	95	T29 Constraints	T29_REF	10/16/2010
6	Functional / ICT Test	K18_MLB	04/27/2010	51	Fan Connectors	K18_MLB	04/27/2010	96	SMC Constraints	K18_MLB	04/27/2010
7	Power Aliases	K18_MLB	04/27/2010	52	WELLSPRING 1	K91_ERIC	10/08/2010	97	GPU (Whistler) CONSTRAINTS	K92_MLB	08/09/2010
8	Signal Aliases	K18_MLB	04/27/2010	53	WELLSPRING 2	K91_ERIC	07/14/2010	98	Project Specific Constraints	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	K92_SUMA	06/21/2010	54	Digital Accelerometer	K91_DINESH	08/06/2010	99	PCB Rule Definitions	K18_MLB	04/27/2010
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010	55	SPI ROM	K91_BEN	06/08/2010	100	DEBUG SENSORS AND ADC	K91_DINESH	08/06/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010	56	AUDIO: CODEC/REGULATOR	K91_AUDIO	09/30/2010	101	Power Supplies BIST	K91_DINESH	08/18/2010
12	CPU POWER	K92_MLB	08/03/2010	57	AUDIO: LINE INPUT FILTER	K91_AUDIO	07/12/2010				
13	CPU POWER AND GND	K92_SUMA	06/15/2010	58	AUDIO: HEADPHONE FILTER	K91_AUDIO	07/12/2010				
14	CPU DECOUPLING-I	K92_MLB	08/19/2010	59	AUDIO: SPEAKER AMP	K91_AUDIO	07/12/2010				
15	CPU DECOUPLING-II	K92_MLB	08/19/2010	60	AUDIO: JACKS	K91_AUDIO	09/30/2010				
16	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	10/19/2010	61	AUDIO: JACK TRANSLATORS	K91_AUDIO	09/21/2010				
17	PCH DMI/FDI/GRAPHICS	K92_MLB	07/06/2010	62	DC-In & Battery Connectors	K91_ERIC	10/08/2010				
18	PCH PCI/FLASHCACHE/USB	K92_MLB	07/06/2010	63	PBus Supply & Battery Charger	K91_CHANG	07/20/2010				
19	PCH MISC	K91_MLB	10/20/2010	64	System Agent Supply	K91_ERIC	10/08/2010				
20	PCH POWER	K92_MLB	07/06/2010	65	5V / 3.3V Power Supply	K91_ERIC	10/08/2010				
21	PCH GROUNDS	K92_MLB	04/30/2010	66	1.5V DDR3 Supply	K91_ERIC	10/08/2010				
22	PCH DECOUPLING	K92_MLB	07/06/2010	67	CPU IMVP7 & AXG VCore Regulator	K91_ERIC	10/08/2010				
23	CPU & PCH XDP	K91_MLB	10/17/2010	68	CPU IMVP7 & AXG VCore Output	K91_ERIC	09/22/2010				
24	USB HUBS	K91_ERIC	10/08/2010	69	CPU VCCIO (1.05V) Power Supply	K91_ERIC	10/08/2010				
25	Chipset Support	K92_MLB	07/06/2010	70	Misc Power Supplies	K91_ERIC	11/01/2010				
26	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010	71	Power FETs	K91_MARY	10/14/2010				
27	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010	72	Power Control 1/ENABLE	K91_MARY	07/22/2010				
28	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010	73	Whistler PCI-E	K92_SUMA	06/15/2010				
29	CPU Memory S3 Support	K18_MLB	04/27/2010	74	Whistler CORE/FB POWER	K92_SUMA	06/15/2010				
30	FSB/DDR3/FRAMEBUF Vref Margining	K18_MLB	04/27/2010	75	Whistler FRAME BUFFER I/F	K92_MLB	08/03/2010				
31	X19/ALS/CAMERA CONNECTOR	K91_MARY	10/08/2010	76	GDDR5 Frame Buffer A	K92_MLB	08/19/2010				
32	SD READER CONNECTOR	K91_ERIC	10/08/2010	77	GDDR5 Frame Buffer B	K92_MLB	08/19/2010				
33	T29 Host (1 of 2)	T29_REF	10/12/2010	78	Whistler LVDS/DP/GPIO	K92_MLB	12/01/2010				
34	T29 Host (2 of 2)	T29_REF	10/12/2010	79	Whistler GPIOs & STRAPS	K92_MLB	11/23/2010				
35	T29 Power Support	T29_REF	10/12/2010	80	Whistler DP PWR/GNDs	K92_SUMA	06/15/2010				
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010	81	GPU (Whistler) CORE SUPPLY	K91_ERIC	12/21/2010				
37	Ethernet Connector	K91_TRINHNI	05/26/2010	82	LVDS Display Connector	K18_MLB	04/27/2010				
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010	83	Muxed Graphics Support	K92_MLB	11/21/2010				
39	FireWire Port & PHY Power	T27_REF	06/10/2010	84	DisplayPort/T29 A MUXing	T29_REF	10/16/2010				
40	FireWire Connector	T27_REF	06/10/2010	85	DisplayPort/T29 A Connector	T29_REF	10/16/2010				
41	SATA/IR/SIL Connectors	K91_ERIC	11/08/2010	86	1V0 GPU / 1V5 FB Power Supply	K91_ERIC	10/08/2010				
42	External USB Connectors	K91_ERIC	10/08/2010	87	Graphics MUX (GMUX)	K91_MARY	08/03/2010				
43	Front Flex Support	K18_MLB	04/27/2010	88	LCD Backlight Driver	K90I_KIRAN	06/25/2010				
44	SMC	K91_BEN	07/12/2010	89	Power Sequencing EG/PCH S0	K91_MARY	08/03/2010				
45	SMC Support	K91_BEN	07/12/2010	90	CPU Constraints	K92_MLB	08/09/2010				


# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8620	1	SCHEM, MLB, K91	SCH	CRITICAL	
820-2915	1	PCBF, MLB, K91	PCB	CRITICAL	


DRAWING TITLE=MLB  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Jan 31 12:49:37 2011

DRAWING TITLE		SCHEM, MLB, K91	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 101

# K91 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF SYNC DATE=06/30/2009

### Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	3 OF 132
SHEET	3 OF 101

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A

SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>Revision History</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 101

8

7

6

5

4

3

2

1

BOM Variants

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various PCBA variants like 639-1468, 639-1972, etc.

Bar Code Labels / EEEE #'s

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and their details.

K91 BOM GROUPS

Table with 2 columns: BOM GROUP, BOM OPTIONS. Lists K91 groups like K91\_COMMON, K91\_COMMON1, etc.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

Programmables - All Builds

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components like IC,CPU, LATTICE, etc.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various module components like CPU, SDRAM, GPU, etc.

EFI ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

PSOC


Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PSOC components.

ETHERNET ROM


Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists Ethernet ROM components.

BOM Configuration form with fields for SYNC MASTER, SYNC DATE, DRAWING NUMBER, and Apple Inc. logo and notice.


Functional Test Points




USB PORTS




POWER RAILS




NO TEST=TRUE




NC NO TESTS



ICT Test Points




FUNCTIONAL / ICT TEST



Apple Inc.


Apple Inc. logo and title block containing drawing number (7 OF 132), revision (6 OF 101), and notice of proprietary property.



SYNC MASTER=K18 MLB SYNC DATE=04/27/2010


### Power Aliases

DRAWING NUMBER	D
	REVISION
PAGE	8 OF 132
	SHEET
BRANCH	7 OF 101
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
<b>Signal Aliases</b>		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 132
		SHEET	8 OF 101





NOTE:  
Intel is investigating processor driven VREF\_DQ generation.  
This connection is to support the same.



FOR SANDYBRIDGE PROCESSOR


CFG [7] :PEG DEFER TRAINING      1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB    0 = WAIT FOR BIOS  
CFG [6+5] :PCIE BIFURCATION      11 = 1 X16 (DEFAULT)    10 = 2 X8      01 = RSVD      00 = X8, X4, X4  
CFG [4] :eDP ENABLE/DISABLE      1 = DISABLED      0 = ENABLED  
CFG [3] :PCIE x4 LANE REVERSAL    1 = NORMAL OPERATION    0 = LANES REVERSED  
CFG [2] :PCIE x16 LANE REVERSAL   1 = NORMAL OPERATION    0 = LANES REVERSED

**CPU DMI/PEG/FDI/RSVD**


Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: CPU DMI/PEG/FDI/RSVD  
REVISION: 1  
BRANCH: 10 OF 132  
PAGE: 9 OF 101




PAGE TITLE		
<b>CPU CLOCK/MISC/JTAG</b>		
Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	11 OF 132
	SHEET	10 OF 101



SYNC DATE=06/15/2010

<b>CPU DDR3 INTERFACES</b>		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 132
		SHEET	11 OF 101



PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.  
 NOTE: Intel validation sense lines per doc 439028 rev1.0  
 HR\_PPDG sections 6.2.1 and 6.3.1.


SYNC MASTER=K92 MLB SYNC DATE=08/03/2010

**CPU POWER**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	13 OF 132
SHEET	12 OF 101




PAGE TITLE		CPU POWER AND GND	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 101	
IV ALL RIGHTS RESERVED			

# CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)  
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT\_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT\_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1640-C1645):

Place near inductors on bottom side.




# CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402  
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT\_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



# CPU VCCPLL DECOUPLING




SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)  
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT\_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1734-C1735):

Place near inductors on bottom side.




### CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT\_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






### CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402  
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):

Place on bottom side of U1000




CPU DECOUPLING-II		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			17 OF 132
		SHEET	15 OF 101



SYNC MASTER=K91 MLB SYNC DATE=10/19/2010  
**PCH SATA/PCIE/CLK/LPC/SPI**  
 Apple Inc.  
 DRAWING NUMBER: [ ] SIZE: D  
 REVISION: [ ]  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 18 OF 132  
 SHEET: 16 OF 101

UNUSED clock terminations for FCIM MODE





DF\_TVS:DMI & FDI Term Voltage  
Set to VSS when High


PLACE\_NEAR=U1800.T43:2.54mm

**PCH DMI/FDI/GRAPHICS**


Apple Inc.

**NOTICE OF PROPRIETARY PROPERTY:**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 19 OF 132  
SHEET: 17 OF 101



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
<b>PCH PCI/FLASHCACHE/USB</b>					
Apple Inc.		DRAWING NUMBER	SIZE		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	20 OF 132		
		SHEET	18 OF 101		



U1800  
COUGAR-POINT  
MOBILE  
PCBGA  
(6 OF 10)  
OMIT

MISC

CPU

GPIO


RSVD

NCTF


GPIO ISOLATION CIRCUIT

This has internal pull up and should not pulled low.  
THIS SIGNAL IS INTENDED FOR FIRMWARE HUB AND WE ARE NOT USING IT.


SYNC MASTER=K91 MLB		SYNC DATE=10/20/2010	
PAGE TITLE			
PCH MISC			SIZE
Apple Inc.			D
DRAWING NUMBER			REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
PAGE			21 OF 132
SHEET			19 OF 101




PAGE TITLE		
<b>PCH POWER</b>		
		DRAWING NUMBER <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
REVISION BRANCH PAGE SHEET		22 OF 132 20 OF 101




SYNC MASTER=K92 MLB SYNC DATE=04/30/2010

<b>PCH GROUNDS</b>	
 Apple Inc.	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 23 OF 132	SHEET 21 OF 101



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
<b>PCH DECOUPLING</b>					
Apple Inc.		DRAWING NUMBER	SIZE		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	24 OF 132		
		SHEET	22 OF 101		





BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM0_0, HUB1_NONREM0_1
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM1_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM1_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM1_0
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM1_1
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM1_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM1_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM1_0

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

**BOM TABLE**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600,U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600,U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

**USB HUBS**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 26 OF 132  
SHEET: 24 OF 101




# Platform Reset Connections


Unbuffered



Buffered




Buffered CPU reset




NOTE: This page is different for K92. ENET\_RESET\_L hooked up differently on both the projects.



## PCH Reset Button



## Ethernet WAKE# Isolation



## ENET\_MEDIA\_SENSE ISOLATION CIRCUIT



## System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
 VDDIO\_25M\_C: T29 power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

PP3V42\_G3H Coin-Cell: VBAT (300-ohm & 10uF RC)  
 No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3\_S5 Coin-Cell & G3Hot: 3.42V G3Hot  
 Coin-Cell & No G3Hot: 3.3V S5  
 No Coin-Cell: 3.3V S5


GreenClk 25MHz Power PP3V3\_ENET No bypass necessary

Ethernet XTAL Power PP3V3\_ENET

SB XTAL Power PP1V8\_S0

T29 XTAL Power PP3V3\_T29

VBAT and +V3.3A are internally ORed to create VDD\_RTC\_OUT.  
 +V3.3A should be first available ~3.3V power to reduce VBAT draw.



NOTE: 30 PPM crystal required

SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
PAGE TITLE			
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_S0DIMM\_SCL  
 - =I2C\_S0DIMM\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		29 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		26 OF 101	

	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	MEM A DQS N<0>	=MEM A DQS N<0>	MEM B DQS N<0>	=MEM B DQS N<0>				
	MEM A DQS P<0>	=MEM A DQS P<0>	MEM B DQS P<0>	=MEM B DQS P<0>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	MEM A DQS N<1>	=MEM A DQS N<1>	MEM B DQS N<1>	=MEM B DQS N<1>				
	MEM A DQS P<1>	=MEM A DQS P<1>	MEM B DQS P<1>	=MEM B DQS P<1>				
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	MEM A DQS N<2>	=MEM A DQS N<2>	MEM B DQS N<2>	=MEM B DQS N<2>				
	MEM A DQS P<2>	=MEM A DQS P<2>	MEM B DQS P<2>	=MEM B DQS P<2>				
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	MEM A DQS N<3>	=MEM A DQS N<3>	MEM B DQS N<3>	=MEM B DQS N<3>				
	MEM A DQS P<3>	=MEM A DQS P<3>	MEM B DQS P<3>	=MEM B DQS P<3>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	MEM A DQS N<4>	=MEM A DQS N<4>	MEM B DQS N<4>	=MEM B DQS N<4>				
	MEM A DQS P<4>	=MEM A DQS P<4>	MEM B DQS P<4>	=MEM B DQS P<4>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	MEM A DQS N<5>	=MEM A DQS N<5>	MEM B DQS N<5>	=MEM B DQS N<5>				
	MEM A DQS P<5>	=MEM A DQS P<5>	MEM B DQS P<5>	=MEM B DQS P<5>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	MEM A DQS N<6>	=MEM A DQS N<6>	MEM B DQS N<6>	=MEM B DQS N<6>				
	MEM A DQS P<6>	=MEM A DQS P<6>	MEM B DQS P<6>	=MEM B DQS P<6>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	MEM A DQS N<7>	=MEM A DQS N<7>	MEM B DQS N<7>	=MEM B DQS N<7>				
	MEM A DQS P<7>	=MEM A DQS P<7>	MEM B DQS P<7>	=MEM B DQS P<7>				
	MEM A DQ<63>	=MEM A DQ<59>	MEM B DQ<63>	=MEM B DQ<63>				
	MEM A DQ<62>	=MEM A DQ<58>	MEM B DQ<62>	=MEM B DQ<62>				
	MEM A DQ<61>	=MEM A DQ<56>	MEM B DQ<61>	=MEM B DQ<61>				
	MEM A DQ<60>	=MEM A DQ<61>	MEM B DQ<60>	=MEM B DQ<60>				
	MEM A DQ<59>	=MEM A DQ<63>	MEM B DQ<59>	=MEM B DQ<59>				
	MEM A DQ<58>	=MEM A DQ<62>	MEM B DQ<58>	=MEM B DQ<58>				
	MEM A DQ<57>	=MEM A DQ<57>	MEM B DQ<57>	=MEM B DQ<57>				
	MEM A DQ<56>	=MEM A DQ<60>	MEM B DQ<56>	=MEM B DQ<56>				

SYNC MASTER=K92 SUMA SYNC DATE=05/10/2010

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 30 OF 132  
 SHEET: 27 OF 101


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PP0V75\_S0\_MEM\_VTT\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_S0D1MH0\_SCL  
 - =I2C\_S0D1MH0\_SDA

ROM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Expansion" (bottom) slot

PAGE TITLE		SYNC DATE=06/23/2010	
DDR3 SO-DIMM Connector B		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.


$$P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) * PM\_SLP\_S4\_L$$

$$MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) * PM\_SLP\_S3\_L$$

$$MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L$$




### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 101	
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

### Page Notes

- Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF
- Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA
- BOM options provided by this page:  
 VREFMRGN - Stuffs VREF Margining Circuitry.  
 VREFMRGN\_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 33 OF 132  
 SHEET: 30 OF 101



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00RH, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

**AIRPORT**

**BLUETOOTH**

Supervisor & CLKFREG # Isolation  
Delay = 60 ms +/- 20%


518S0816  
CRITICAL  
J3402  
CCR20-6K710S

**ALS  
CAMERA**


SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
<b>X19/ALS/CAMERA CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	34 OF 132
		SHEET	31 OF 101

# SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



# SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO LATCH CIRCUIT



# SD CARD CONNECTOR



SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010


## SD READER CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 35 OF 132  
SHEET: 32 OF 101





CRITICAL

OMIT\_TABLE  
U3600  
T29  
FCBGA  
(SYM 1 OF 2)

PCIE GEN2

MISC


DISPLAY

PORTS

PCIE_T29_R2D_C_P<0>	C3600	108 16V X5R 402	PCIE_T29_R2D_P<0>	V19	PER_0_P
PCIE_T29_R2D_C_N<0>	C3601	108 16V X5R 402	PCIE_T29_R2D_N<0>	T19	PER_0_N
PCIE_T29_R2D_C_P<1>	C3602	108 16V X5R 402	PCIE_T29_R2D_P<1>	P19	PER_1_P
PCIE_T29_R2D_C_N<1>	C3603	108 16V X5R 402	PCIE_T29_R2D_N<1>	M19	PER_1_N
PCIE_T29_R2D_C_P<2>	C3604	108 16V X5R 402	PCIE_T29_R2D_P<2>	K19	PER_2_P
PCIE_T29_R2D_C_N<2>	C3605	108 16V X5R 402	PCIE_T29_R2D_N<2>	H19	PER_2_N
PCIE_T29_R2D_C_P<3>	C3606	108 16V X5R 402	PCIE_T29_R2D_P<3>	F19	PER_3_P
PCIE_T29_R2D_C_N<3>	C3607	108 16V X5R 402	PCIE_T29_R2D_N<3>	D19	PER_3_N

NO STUFF  
TP T29\_MONDC0 R3610 5% 1/16W MF-LF 402 T29\_MONDC0 B21  
DEBUG: For monitoring current/voltage  
TP T29\_MONDC1 R3611 5% 1/16W MF-LF 402 T29\_MONDC1 A20  
NO STUFF

NO STUFF  
TP T29\_MONOBSP C3615 108 16V X5R 402 T29\_MONOBSP K17  
DEBUG: For monitoring clock  
TP T29\_MONOBSN C3616 108 16V X5R 402 T29\_MONOBSN M17



SNK0 AC Coupling

DP_T29SNK0_ML_C_P<0>	C3620	108 16V X5R 402	DP_T29SNK0_ML_P<0>	AA4	DPSNK0_ML_LANE_3P
DP_T29SNK0_ML_C_N<0>	C3621	108 16V X5R 402	DP_T29SNK0_ML_N<0>	Y3	DPSNK0_ML_LANE_3N
DP_T29SNK0_ML_C_P<1>	C3622	108 16V X5R 402	DP_T29SNK0_ML_P<1>	AA6	DPSNK0_ML_LANE_2P
DP_T29SNK0_ML_C_N<1>	C3623	108 16V X5R 402	DP_T29SNK0_ML_N<1>	Y5	DPSNK0_ML_LANE_2N
DP_T29SNK0_ML_C_P<2>	C3624	108 16V X5R 402	DP_T29SNK0_ML_P<2>	AA8	DPSNK0_ML_LANE_1P
DP_T29SNK0_ML_C_N<2>	C3625	108 16V X5R 402	DP_T29SNK0_ML_N<2>	Y7	DPSNK0_ML_LANE_1N
DP_T29SNK0_ML_C_P<3>	C3626	108 16V X5R 402	DP_T29SNK0_ML_P<3>	AA10	DPSNK0_ML_LANE_0P
DP_T29SNK0_ML_C_N<3>	C3627	108 16V X5R 402	DP_T29SNK0_ML_N<3>	Y9	DPSNK0_ML_LANE_0N
DP_T29SNK0_AUXCH_C_P	C3628	108 16V X5R 402	DP_T29SNK0_AUXCH_P	V1	DPSNK0_AUX_CHP
DP_T29SNK0_AUXCH_C_N	C3629	108 16V X5R 402	DP_T29SNK0_AUXCH_N	W2	DPSNK0_AUX_CHN

SNK1 AC Coupling

DP_T29SNK1_ML_C_P<0>	C3630	108 16V X5R 402	DP_T29SNK1_ML_P<0>	V9	DPSNK1_ML_LANE_3P
DP_T29SNK1_ML_C_N<0>	C3631	108 16V X5R 402	DP_T29SNK1_ML_N<0>	U8	DPSNK1_ML_LANE_3N
DP_T29SNK1_ML_C_P<1>	C3632	108 16V X5R 402	DP_T29SNK1_ML_P<1>	V11	DPSNK1_ML_LANE_2P
DP_T29SNK1_ML_C_N<1>	C3633	108 16V X5R 402	DP_T29SNK1_ML_N<1>	U10	DPSNK1_ML_LANE_2N
DP_T29SNK1_ML_C_P<2>	C3634	108 16V X5R 402	DP_T29SNK1_ML_P<2>	V13	DPSNK1_ML_LANE_1P
DP_T29SNK1_ML_C_N<2>	C3635	108 16V X5R 402	DP_T29SNK1_ML_N<2>	U12	DPSNK1_ML_LANE_1N
DP_T29SNK1_ML_C_P<3>	C3636	108 16V X5R 402	DP_T29SNK1_ML_P<3>	V15	DPSNK1_ML_LANE_0P
DP_T29SNK1_ML_C_N<3>	C3637	108 16V X5R 402	DP_T29SNK1_ML_N<3>	U14	DPSNK1_ML_LANE_0N
DP_T29SNK1_AUXCH_C_P	C3638	108 16V X5R 402	DP_T29SNK1_AUXCH_P	V7	DPSNK1_AUX_CHP
DP_T29SNK1_AUXCH_C_N	C3639	108 16V X5R 402	DP_T29SNK1_AUXCH_N	U6	DPSNK1_AUX_CHN

SYNC MASTER=T29 REF SYNC DATE=10/12/2010


**T29 Host (1 of 2)**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION: 1  
PAGE: 36 OF 132  
SHEET: 33 OF 101

NOTE: All unused LSOE/EO pairs should be aliased together. Other signals okay to float (TP/NC).



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SYNC MASTER=T29 REF		SYNC DATE=10/12/2010	
<b>T29 Host (2 of 2)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 132
		SHEET	34 OF 101

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.


8 7 6 5 4 3 2 1



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
 If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
 Special Star routing needed on these pins. Decoupling on Pg 37.


PP1V2\_ENET 6 7 36 70  
 ???mA (1000base-T, Caesar V)

PP3V3\_ENET 72 70 36 25 7 6  
 281mA (1000base-T max power, Caesar IV)



LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

PP3V3\_S0 72 71 41 40 36 35 31 30 49 48 23 22 20 19 18 17 16 12 7 5 47 45 44 40 39 37 32 28 26 25 98 88 88 87 84 83 82 81 79



NOTE: "IPx" == Programmable pull-up/down (IPU) (IPD)


No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power. SDCONN\_WP

BCM57765 supports both active-levels for WP.

SR\_DISABLE must be pulled down to use internal SR. IPD has a race condition.

**PHY Non-Volatile Memory**

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on S0 plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
 NOTE: ENETM requires SI pull-down instead of SO.


SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2010	
<b>ETHERNET PHY (CAESAR IV)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		D	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		36 OF 101	

# Page Notes


Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PAGE TITLE		SYNC DATE=05/26/2010	
<b>Ethernet Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 101



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		41 OF 132	
SHEET		38 OF 101	


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (FW VP FET Input)  
 - =PPBUS\_FW\_FET (FW VP FET Output)  
 - =PP3V3\_FW\_P3V3FWFET (3.3V FET Input)  
 - =PP3V3\_FW\_FET (3.3V FET Output)  
 - =PP3V3\_FW\_FWPHY (PHY 3.3V Power)  
 - =PP3V3\_S0\_FWLATEVG  
 - =PP3V3\_S0\_FWPWRCTL  
 - =PP1V05\_S0\_FWPWRCTL (5KPD Bias Rail)  
 - =PP1V05\_FW\_P1V05FWFET (1.0V FET Input)  
 - =PP1V0\_FW\_FET\_R (1.0V FET Output)  
 - =PP1V0\_FW\_FWPHY (PHY 1.0V)


Signal aliases required by this page:  
 - =FW\_CLKREQ\_L  
 - =FW\_PME\_L

BOM options provided by this page:  
 (NONE)

## FireWire Port Power Switch




## Supervisor & CLKREQ# Isolation




## FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.  
 Host can detect as load on TPBIAS signal.  
 Current source only active when FW\_PWR\_EN is low.




## FireWire PHY WAKE# Support

When PHY is powered, FW\_5KPD\_DET\_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW\_PWR\_EN is low.
  - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.


## 3.3V FW Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

## 1.0V FW Switch



SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
PAGE TITLE <b>FireWire Port &amp; PHY Power</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			42 OF 132
		SHEET	39 OF 101

# Page Notes

Power aliases required by this page:

- PPVP\_FW\_PORT1
- PPVP\_FW\_PHY\_CPS\_FET (From Port)
- PPVP\_FW\_PHY\_CPS (To PHY)
- PP3V3\_FW\_FWPHY
- PP3V3\_S0\_FWLATEVG

Signal aliases required by this page:

- FW\_PHY\_DS0
- FW\_PHY\_DS1
- FW\_PHY\_DS2

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:

(NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


## FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33. FET blocks current to TPCPS until VDD33 is powered.




## Unused FireWire Ports

Disabled per LSI instructions (All unused port signals TP/NC)




## FireWire PHY Config Straps

Configures PHY for:  
- Port "1" Bilingual (1394B)




## Termination

Place close to FireWire PHY




## Cable Power

CRITICAL L4310 FERR-250-OHM Note: Trace PPVP\_FW\_PORT1 must handle up to 5A



## PORT 1 BILINGUAL




AREF needs to be isolated from all local grounds per 1394b spec  
When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)  
BREF should be hard-connected to logic ground for speed signaling and connection

PAGE TITLE		SYNC DATE=06/10/2010	
FireWire Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




# SATA ODD Connector

## ODD Power Control



## SATA HDD / IR / SIL Connector



SYNC MASTER=K91 ERIC SYNC DATE=11/08/2010


**SATA/IR/SIL Connectors**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 45 OF 132  
SHEET: 41 OF 101

### USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

### USB/SMC Debug Mux




### Left USB Port A




We can add protection to 5V if we want, but leaving NC for now  
Place L4605 and L4615 at connector pin

### Left USB Port B






SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	42 OF 101

# IR SUPPORT



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE <b>Front Flex Support</b>			
DRAWING NUMBER		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
PAGE 48 OF 132		SHEET 43 OF 101	

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


PAGE TITLE		SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
<b>SMC</b>			DRAWING NUMBER	SIZE	
Apple Inc.			REVISION	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	49 OF 132	
			SHEET	44 OF 101	




### LPC+SPI Connector



### SPI Bus Series Termination




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 101	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	52 OF 132
		SHEET	47 OF 101


**PBUS Voltage Sense Enable & Filter**




**DC-In Voltage Sense Enable & Filter**




**CPU Vcore Voltage Sense / Filter**




**AXG Vcore Voltage Sense / Filter**




**GPU Vcore Voltage Sense / Filter**




**GPU VCore Load Side Current Sense / Filter**




**CPU 1.05V VCCIO Current Sense / Filter**



**CPU SA Current Sense / Filter**



**DDR3 1.5V S3 Current Sense / Filter**



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 0603, 0402	C5308, C5327, C5367, C5377		ISNS_ON:NO

SYNC MASTER=K91 DINESH SYNC DATE=08/16/2010


**Voltage & Load Side Current Sensing**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
PAGE: 53 OF 132  
SHEET: 48 OF 101





Sense R is R7510, R7520 & R7530  
 Individual Sense R is 0.75mOhm  
 EDP: 94A TDP: 45A  
 (Effective Sense R is 0.25mOhm due to summing of the 3 phases)

Sense R is R7550, 0.75mOhm  
 EDP: 33A TDP: 21.5A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680090	2	RES, 008M, 0402	C5451, C5461		ISNS_ON/NO

RC values chosen per K17 Radar 733775

DC-IN (AMON) Current Sense Filter

SYNC MASTER=K91 DINESH SYNC DATE=10/29/2010


High Side and CPU/AXG Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	
BRANCH	
PAGE	54 OF 132
SHEET	49 OF 101

## GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




## CPU Proximity/CPU Die/PCH Proximity/LVDS Connector Proximity




Note: EMC1414 can perform Beta Compensation for External Diode 1 only

## T29 Proximity



SYNC MASTER=K91 DINESH		SYNC DATE=09/22/2010	
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE <b>Fan Connectors</b>			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	56 OF 132
		SHEET	51 OF 101

# PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

# Keyboard Connector




## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




## TPAD Buttons Disable




PAGE TITLE		SYNC DATE=10/08/2010	
<b>WELLSPRING 1</b>		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED



# IPD Flex Connector




# Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
 If LOW, keyboard backlight present  
 If HIGH, keyboard backlight not present  
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

# Keyboard Backlight Connector




SYNC MASTER=K91 ERIC		SYNC DATE=07/14/2010	
PAGE TITLE			
<b>WELLSPRING 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PLACEMENT\_NOTE=See schematic for orientation.


Desired orientation when placed on board bottom-side (view thru top):



Circle indicates pin 1 location when placed in correct orientation


SMS\_ADDR\_SELECT=0 Addr: 0x30(Wr)/0x31(Rd)  
 SMS\_ADDR\_SELECT=1 Addr: 0x32(Wr)/0x33(Rd)  
 NOTE: SDA and SCL have internal pull-ups to VDD\_IO.

SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
PAGE TITLE			
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	59 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM				D
Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		55 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

**AUDIO CODEC**  
APPLE P/N 353S3199



**4.5V POWER SUPPLY FOR CODEC**  
APPLE P/N 353S2234



**NOTES ON CODEC I/O**

DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=09/30/2010	
<b>AUDIO: CODEC/REGULATOR</b>			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
62 OF 132		56 OF 101	



8 7 6 5 4 3 2 1

D


D

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
 NET RIN = 18K OHMS  
 FC = 8 HZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS

C

C



B


B


A

A


8 7 6 5 4 3 2 1

SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE <b>AUDIO: LINE INPUT FILTER</b>			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 132		SHEET 57 OF 101	



SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
<b>AUDIO: HEADPHONE FILTER</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 132
		SHEET	58 OF 101

3X MONO SPEAKER AMPLIFIERS (SSM2375)  
 APN: 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = ~737 HZ  
 1ST ORDER FC (SUB) = ~90 HZ






SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	59 OF 101

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR  
Dual DMIC removed. Added single analog mic like K18.  
Sept 21st 2010

Place this in place of DMIC connector J6780



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE			
<b>AUDIO: JACKS</b>		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT B LEFT (HEADSET MIC)  
HP=80HZ, LP=8.82KHZ




PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION




PORT C DETECT (LINE-IN)



SYNC MASTER=K91 AUDIO		SYNC DATE=09/21/2010	
PAGE TITLE			
<b>AUDIO: JACK TRANSLATORS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	68 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# MagSafe DC Power Jack




## 1-Wire OverVoltage Protection


The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




Vout = 3.425  
300mA max output  
f = 470 kHz



## BATTERY CONNECTOR

SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 101	
IV ALL RIGHTS RESERVED			





$OCP = R7141 \times 8.5\mu A / R7140$   
 $OCP = 8.5A$


VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC, ISL95870A, PWM, 2BIT-VID, RHOOT-SNSE, 20P	U7100	CRITICAL	


SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010  
 System Agent Supply  
 Apple Inc.  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
71 OF 132	D
SHEET	
64 OF 101	






SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
<b>1.5V DDR3 Supply</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	73 OF 132
		SHEET	66 OF 101

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383259	1	IC,MAX15092,3+1PH CPU REG,IMVP7,5X5QFN40	U7400	CRITICAL	




SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

**CPU IMVP7 & AXG VCore Regulator**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
74 OF 132	D
SHEET	
67 OF 101	



**PHASE 1**

**PHASE 2**


**PHASE 3**

**AXG PHASE**

**Additional Input Bulk Caps**


SYNC MASTER=K91 ERIC		SYNC DATE=09/22/2011	
CPU IMVP7 & AXG VCore Output			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# CPU VCCIO (1.05V S0) Regulator



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
CPU VCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### 1.8V S0 Regulator




$$V_{out} = 0.8V * (1 + R_a / R_b)$$

### 1.05V SUS LDO

Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




### 1.5V S0 Regulator




$$V_{out} = 0.8V * (1 + R_a / R_b)$$


### CAESAR IV 1.2V INT.VR CMPTS



### 1.2V S0 (GMUX) Regulator



SYNC MASTER=K91 ERIC		SYNC DATE=11/01/2010	
PAGE TITLE			
Misc Power Supplies			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		77 OF 132	
SHEET		70 OF 101	



**3.3V S4 FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

**3.3V S3 FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

**1.5V S3/S0 FET**

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

**1.8V GPU FET**

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

**5V\_SUS FET innot filter**

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

**3.3V\_SUS FET**

**3.3V SUS FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

**5V\_SUS FET**

**5V SUS FET**

MOSFET	SiA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

**3.3V S0 FET**

**3.3V S0 FET**

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

**3.3V S0 GPU FET**

**3.3V S0 GPU FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

**5.0V S0 FET**

**5.0V S0 FET**

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	8 A (EDP)

SYNC MASTER=K91 MARY SYNC DATE=10/14/2010

**Power FETs**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
REVISION	D
PAGE	78 OF 132
SHEET	71 OF 101

U7880 default Turn on delay EN--> on is 200-650us.


### S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


### 3.3V, 5V S3 ENABLE




### 3.3V/5.0V S4 ENABLE




### 3.3V/5.0V Sus ENABLE




### CPUVCORE ENABLE




### S0 Rail PGOOD (BJT Version)




### 3.3V SUS Detect




### S0 ENABLE



### ENET Enable Generation



### S0 Rail PGOOD Circuitry



#### Thresholds: (ISL Version in development)

- VDD: 2.734V-3.010V
- V2MON: 2.815V-3.099V
- V3MON: 0.572V-0.630V
- V4MON: 0.572V-0.630V

#### Worst-Case Thresholds:

- Q2: 0.XXXV
- Q3: 0.640V
- 3.3V w/Divider: 2.345V
- Q4: 0.660V

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.

SYNC MASTER=K91 MARY SYNC DATE=07/22/2010

<b>Power Control 1/ENABLE</b>	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY:	REVISION:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 79 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET: 72 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	IV ALL RIGHTS RESERVED




Page Notes

Power aliases required by this page:  
 - =PP1V2\_GPU\_PEX\_PLLEXVDD  
 - =PP1V2\_GPU\_PEX\_IOVDD  
 - =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

90	MEM	PEG_R2D_C_P<0>	C8020	0.1UF	1	2	PEG_R2D_P<0>	73	90	90	73	90	MEM	PEG_D2R_C_P<0>	C8055	0.1UF	1	2	PEG_D2R_P<0>	73	90	90	73	90	MEM	PEG_R2D_P<0>	AA38	PCIE_RX0P	U8000	PCIE_TX0P	Y33	PEG_D2R_C_P<0>	73	90
90	MEM	PEG_R2D_C_N<0>	C8021	0.1UF	1	2	PEG_R2D_N<0>	73	90	90	73	90	MEM	PEG_D2R_C_N<0>	C8056	0.1UF	1	2	PEG_D2R_N<0>	73	90	90	73	90	MEM	PEG_R2D_N<0>	Y37	PCIE_RX0N	FCBGA	PCIE_TX0N	Y32	PEG_D2R_C_N<0>	73	90
90	MEM	PEG_R2D_C_P<1>	C8022	0.1UF	1	2	PEG_R2D_P<1>	73	90	90	73	90	MEM	PEG_D2R_C_P<1>	C8057	0.1UF	1	2	PEG_D2R_P<1>	73	90	90	73	90	MEM	PEG_R2D_P<1>	Y35	PCIE_RX1P	(1 OF 9)	PCIE_TX1P	W33	PEG_D2R_C_P<1>	73	90
90	MEM	PEG_R2D_C_N<1>	C8023	0.1UF	1	2	PEG_R2D_N<1>	73	90	90	73	90	MEM	PEG_D2R_C_N<1>	C8058	0.1UF	1	2	PEG_D2R_N<1>	73	90	90	73	90	MEM	PEG_R2D_N<1>	W36	PCIE_RX1N	PCIE_TX1N	W32	PEG_D2R_C_N<1>	73	90	
90	MEM	PEG_R2D_C_P<2>	C8024	0.1UF	1	2	PEG_R2D_P<2>	73	90	90	73	90	MEM	PEG_D2R_C_P<2>	C8059	0.1UF	1	2	PEG_D2R_P<2>	73	90	90	73	90	MEM	PEG_R2D_P<2>	W38	PCIE_RX2P	PCIE_TX2P	U33	PEG_D2R_C_P<2>	73	90	
90	MEM	PEG_R2D_C_N<2>	C8025	0.1UF	1	2	PEG_R2D_N<2>	73	90	90	73	90	MEM	PEG_D2R_C_N<2>	C8060	0.1UF	1	2	PEG_D2R_N<2>	73	90	90	73	90	MEM	PEG_R2D_N<2>	V37	PCIE_RX2N	PCIE_TX2N	U32	PEG_D2R_C_N<2>	73	90	
90	MEM	PEG_R2D_C_P<3>	C8026	0.1UF	1	2	PEG_R2D_P<3>	73	90	90	73	90	MEM	PEG_D2R_C_P<3>	C8061	0.1UF	1	2	PEG_D2R_P<3>	73	90	90	73	90	MEM	PEG_R2D_P<3>	V35	PCIE_RX3P	PCIE_TX3P	U30	PEG_D2R_C_P<3>	73	90	
90	MEM	PEG_R2D_C_N<3>	C8027	0.1UF	1	2	PEG_R2D_N<3>	73	90	90	73	90	MEM	PEG_D2R_C_N<3>	C8062	0.1UF	1	2	PEG_D2R_N<3>	73	90	90	73	90	MEM	PEG_R2D_N<3>	U36	PCIE_RX3N	PCIE_TX3N	U29	PEG_D2R_C_N<3>	73	90	
90	MEM	PEG_R2D_C_P<4>	C8028	0.1UF	1	2	PEG_R2D_P<4>	73	90	90	73	90	MEM	PEG_D2R_C_P<4>	C8063	0.1UF	1	2	PEG_D2R_P<4>	73	90	90	73	90	MEM	PEG_R2D_P<4>	U38	PCIE_RX4P	PCIE_TX4P	T33	PEG_D2R_C_P<4>	73	90	
90	MEM	PEG_R2D_C_N<4>	C8029	0.1UF	1	2	PEG_R2D_N<4>	73	90	90	73	90	MEM	PEG_D2R_C_N<4>	C8064	0.1UF	1	2	PEG_D2R_N<4>	73	90	90	73	90	MEM	PEG_R2D_N<4>	T37	PCIE_RX4N	PCIE_TX4N	T32	PEG_D2R_C_N<4>	73	90	
90	MEM	PEG_R2D_C_P<5>	C8030	0.1UF	1	2	PEG_R2D_P<5>	73	90	90	73	90	MEM	PEG_D2R_C_P<5>	C8065	0.1UF	1	2	PEG_D2R_P<5>	73	90	90	73	90	MEM	PEG_R2D_P<5>	T35	PCIE_RX5P	PCIE_TX5P	T30	PEG_D2R_C_P<5>	73	90	
90	MEM	PEG_R2D_C_N<5>	C8031	0.1UF	1	2	PEG_R2D_N<5>	73	90	90	73	90	MEM	PEG_D2R_C_N<5>	C8066	0.1UF	1	2	PEG_D2R_N<5>	73	90	90	73	90	MEM	PEG_R2D_N<5>	R36	PCIE_RX5N	PCIE_TX5N	T29	PEG_D2R_C_N<5>	73	90	
90	MEM	PEG_R2D_C_P<6>	C8032	0.1UF	1	2	PEG_R2D_P<6>	73	90	90	73	90	MEM	PEG_D2R_C_P<6>	C8067	0.1UF	1	2	PEG_D2R_P<6>	73	90	90	73	90	MEM	PEG_R2D_P<6>	R38	PCIE_RX6P	PCIE_TX6P	P33	PEG_D2R_C_P<6>	73	90	
90	MEM	PEG_R2D_C_N<6>	C8033	0.1UF	1	2	PEG_R2D_N<6>	73	90	90	73	90	MEM	PEG_D2R_C_N<6>	C8068	0.1UF	1	2	PEG_D2R_N<6>	73	90	90	73	90	MEM	PEG_R2D_N<6>	P37	PCIE_RX6N	PCIE_TX6N	P32	PEG_D2R_C_N<6>	73	90	
90	MEM	PEG_R2D_C_P<7>	C8034	0.1UF	1	2	PEG_R2D_P<7>	73	90	90	73	90	MEM	PEG_D2R_C_P<7>	C8069	0.1UF	1	2	PEG_D2R_P<7>	73	90	90	73	90	MEM	PEG_R2D_P<7>	P35	PCIE_RX7P	PCIE_TX7P	P30	PEG_D2R_C_P<7>	73	90	
90	MEM	PEG_R2D_C_N<7>	C8035	0.1UF	1	2	PEG_R2D_N<7>	73	90	90	73	90	MEM	PEG_D2R_C_N<7>	C8070	0.1UF	1	2	PEG_D2R_N<7>	73	90	90	73	90	MEM	PEG_R2D_N<7>	N36	PCIE_RX7N	PCIE_TX7N	P29	PEG_D2R_C_N<7>	73	90	



Power aliases required by this page:


- PPVCORE\_GPU
- PP1V81V5\_GPU\_FB\_VDDR1
- PP1V8\_GPU\_VDD\_CT
- PP1V8\_GPU\_PLL
- PP3V3\_GPU\_VDDR3
- PP1V8\_GPU\_VDDR4
- PP1V8\_GPU\_MEM\_PLL
- PP1V8\_GPU\_PCIE\_VDDR
- PP1V8\_GPU\_PCIE\_VDDC
- PP1V8\_GPU\_PCIE\_VDDC

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K92 SUMA SYNC DATE=06/15/2010

Whistler CORE/FB POWER

Apple Inc.



NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 81 OF 132  
SHEET: 74 OF 101

Power aliases required by this page:  
 -PPIV5S0GPU\_ISNS  
 -PPIV5R1V35\_FB\_CAL  
 -PPIV5R1V35\_FB\_REF

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



SYNC MASTER=K92 MLB SYNC DATE=08/03/2010

**Whistler FRAME BUFFER I/F**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION: 1  
 PAGE: 82 OF 132  
 SHEET: 75 OF 101












Page Notes

Power aliases required by this page:
- PPIV5\_S0GPU\_ISNS
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
GPU:WHISTLER is the BOM option called out on all Rs and Cs on this page

U8400
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

GPU:WHISTLER is the BOM option called out on ALL Rs and Cs on this page!

U8450
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C



Apple Inc. logo and text: SYNC MASTER=K92 MLB, SYNC DATE=08/19/2010, GDDR5 Frame Buffer A, DRAWING NUMBER D, REVISION, BRANCH, PAGE 84 OF 132, SHEET 76 OF 101, NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

Page Notes



Power aliases required by this page:
- PPIV5\_S0GPU\_ISNS
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT


U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT






U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT



U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT



SYNC MASTER=K92 MLB SYNC DATE=08/19/2010
PAGE TITLE
GDDR5 Frame Buffer B
Apple Inc.
DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 85 OF 132
SHEET: 77 OF 101
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

	VRAM_DVP0 (STUFF R8613?)	VRAM_DVP1 (STUFF R8612?)	VRAM_DVP2 (STUFF R8611?)
K92 SAMSUNG 1G	NO	NO	YES
K92 HYNIX 1G	YES	NO	YES
K91F SAMSUNG 512M	NO	NO	NO
K91F HYNIX 512M	NO	YES	NO
K91F SAMSUNG 1G	YES	NO	NO
K91F HYNIX 1G	YES	YES	NO

NOTE: AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611  
 K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611

K91FSamsung 512M - NOSTUFF R8613, NOSTUFF R8612, NOSTUFF R8611  
 K91FHynix 512M - NOSTUFF R8613, STUFF R8612, NOSTUFF R8611  
 K91FSamsung 1G - STUFF R8613, NOSTUFF R8612, NOSTUFF R8611  
 K91FHynix 1G - STUFF R8613, STUFF R8612, NOSTUFF R8611


NO STRAP CHANGES ARE REQUIRED FOR SEYMOUR BASED SYSTEMS

Page Notes

Power aliases required by this page:  
 - PP3V3\_GPU\_12C  
 - PP3V3\_GPU\_VREFG  
 - PP1V8\_GPU\_DPLL  
 - PP1V0\_GPU\_DPLL  
 - PP1V0\_GPU\_TS

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




SYNC MASTER=K92 MLB SYNC DATE=12/01/2010

Whistler LVDS/DP/GPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION: 1  
 BRANCH: 86 OF 132  
 SHEET: 78 OF 101




PAGE TITLE		SYNC DATE=11/23/2010	
<b>Whistler GPIOs &amp; STRAPS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	87 OF 132
		SHEET	79 OF 101

Power aliases required by this page:  
 - PPIV8\_GPU\_DP\_AB  
 - PPIV8\_GPU\_DP\_CD  
 - PPIV8\_GPU\_DP\_EF  
 - PPIV0\_GPU\_DP\_AB  
 - PPIV0\_GPU\_DP\_CD  
 - PPIV0\_GPU\_DP\_EF

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



AF21	GND_AF21	U8000	GND_F31	F31
AG2	GND_AG2	FCBGA	GND_F33	F33
AG6	GND_AG6	(9 OF 9)	GND_G2	G2
AG9	GND_AG9	WHISTLER	GND_G6	G6
AG17	GND_AG17	40NM-ES	GND_H9	H9
AG19	GND_AG19	OMIT	GND_J2	J2
AG20	GND_AG20		GND_J6	J6
AG22	GND_AG22		GND_J8	J8
AH21	GND_AH21		GND_J27	J27
AJ2	GND_AJ2		GND_K7	K7
AJ6	GND_AJ6		GND_K14	K14
AJ10	GND_AJ10		GND_L2	L2
AJ11	GND_AJ11		GND_L6	L6
AJ28	GND_AJ28		GND_L11	L11
AK7	GND_AK7		GND_L17	L17
AK11	GND_AK11		GND_L22	L22
AK31	GND_AK31		GND_L24	L24
AL2	GND_AL2		GND_M17	M17
AL6	GND_AL6		GND_M22	M22
AL8	GND_AL8		GND_M24	M24
AL11	GND_AL11		GND_N2	N2
AL14	GND_AL14		GND_N6	N6
AL17	GND_AL17		GND_N16	N16
AL20	GND_AL20		GND_N18	N18
AL23	GND_AL23		GND_N21	N21
AL26	GND_AL26		GND_N23	N23
AL32	GND_AL32		GND_N26	N26
AC2	GND_AC2		GND_R2	R2
AC6	GND_AC6		GND_R6	R6
AC11	GND_AC11		GND_R15	R15
AC13	GND_AC13		GND_R17	R17
AC16	GND_AC16		GND_R20	R20
AC18	GND_AC18		GND_R22	R22
AC21	GND_AC21		GND_R24	R24
AC23	GND_AC23		GND_R27	R27
AC26	GND_AC26		GND_T11	T11
AC28	GND_AC28		GND_T13	T13
AD9	GND_AD9		GND_T16	T16
AD15	GND_AD15		GND_T18	T18
AD17	GND_AD17		GND_T21	T21
AD20	GND_AD20		GND_T23	T23
AD22	GND_AD22		GND_T26	T26
AD24	GND_AD24		GND_U2	U2
AD27	GND_AD27		GND_U6	U6
AE2	GND_AE2		NC/GND	U13
AE6	GND_AE6		GND_U15	U15
AF10	GND_AF10		GND_U17	U17
AF16	GND_AF16		GND_U20	U20
AF18	GND_AF18		GND_U22	U22
			GND_U24	U24
			GND_U27	U27
			GND_V11	V11
			NC/GND	V13
			GND_V16	V16
			GND_V18	V18
			GND_V21	V21
			GND_V23	V23
			GND_V26	V26
			GND_W2	W2
			GND_W6	W6
			GND_Y15	Y15
			GND_Y17	Y17
			GND_Y20	Y20
			GND_Y22	Y22
			GND_Y24	Y24
			GND_Y27	Y27
			GND/PX_EN	AL21
				XNC

SYNC MASTER=K92 SUMA SYNC DATE=06/15/2010

Whistler DP PWR/GNDs


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 88 OF 132  
 SHEET: 80 OF 101



# GPU VCore Regulator



Vout = 0.75V - 0.90V

**GPU VCore Setpoints**

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

## K91F Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1_P11V	GPUVID4_0,GPUVID3_0,GPUVID2_1,GPUVID1_1,GPUVID0_1

VIMON = 31 x Io x Rsns x (1 + Ris2/Ris1)  
 In K9x, the equation will be:  
 VIMON = 31 x Io x R8940 x (1+ R8902/R8901)  
 VIMON = 31x Io x 1mOhm x 2.074 = Io x 64.29 mV/A


SYNC MASTER=K91 ERIC SYNC DATE=12/21/2010

**GPU (Whistler) CORE SUPPLY**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 89 OF 132  
 SHEET: 81 OF 101




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE <b>LVDS Display Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	90 OF 132
		SHEET	82 OF 101

# LVDS Transmitter Termination


All emulated LVDS outputs require this termination




# DP AUX, DDC, & HPD muxing to IG/EG



# T29/DP HOT PLUG IN



# LVDS DDC MUX



SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
<b>Muxed Graphics Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

## DP A Super-Driver

PS8301 I2C Addresses:


A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

## Port A MCU


=T29\_WAKE\_L:  
use PCIE\_WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.



SYNC MASTER=T29 REF		SYNC DATE=10/16/2010	
PAGE TITLE			
<b>DisplayPort/T29 A MUXing</b>		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		93 OF 132	
SHEET		84 OF 101	






PAGE TITLE		SYNC DATE=10/08/2010	
1V0 GPU / 1V5 FB Power Supply			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
95 OF 132		86 OF 101	

# GMUX CPLD

# LVDS Receiver Termination



SYNC MASTER=K91 MARY SYNC DATE=08/03/2010

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 96 OF 132  
SHEET: 87 OF 101

PPBUS S0 LCDBKLT FET


MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL  
Q9706  
FDC638APZ\_SBMS001  
SS076-HF

PPBUS\_SW LCDBKLT\_PWR  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.25 mm  
VOLTAGE=12.6V

THERE IS A SENSE RESISTOR BETWEEN  
PPBUS\_SW LCDBKLT\_PWR  
AND PPBUS\_SW\_BKL  
ON THE SENSOR PAGE

\*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
\*PPBUS\_SW LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
\*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	10	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	R9717, R9718, R9719		BKLT:ENG
103S0198	10	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIR&VNC DATE=06/25/2010

## LCD Backlight Driver

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 97 OF 132  
SHEET: 88 OF 101




### GPU Rail Sequencing


Whistler GPU requires rails to come up in the following order:  
 1) GPU\_3.3V  
 2) GPUVcore  
 3) GPU\_1.0V  
 4) GPU\_1.8V;GDDR5 1.5/1.35V




### PCH S0 PWRGD



### EXT GPU PWRGD Pullup



### Unused PGOOD signal



SYNC MASTER=K91 MARY		SYNC DATE=08/03/2010	
PAGE TITLE <b>Power Sequencing EG/PCH S0</b>			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
PAGE 99 OF 132		SHEET 89 OF 101	

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364\_v1.5), Section 2.8

### PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

### CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_FSYN<1..0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_LSYN<1..0>	6 9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
	CPU_50S	CPU_AGTL	FDI_INT	6 9 17
CPU_PECT	CPU_50S	PCIE	CPU_PECT	10 19 44
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 29
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP_CPU_PWRGD	23
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 25
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L	10 23
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP0	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP1	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP2	
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU_PROC_SEL_L	10 17
TP_CPU_VTT_SELECT	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	8
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 45 67
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_BMIT	PM_THRMTRIP_L	10 19
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
PM_DPRSLEVR	CPU_55S	CPU_BMIT	CPU_PSI_L	
	CPU_50S	CPU_AGTL	PM_DPRSLEVR	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	
	CPU_27P4S	CPU_COMP	CPU_COMP3	
	CPU_27P4S	CPU_COMP	CPU_COMP2	
	CPU_27P4S	CPU_COMP	CPU_COMP1	
	CPU_27P4S	CPU_COMP	CPU_COMP0	
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM	CPU_50S	CPU_ITP	XDP_BPM_L<3..0>	10 23
XDP_BPM_L	CPU_50S	CPU_ITP	XDP_BPM_L<7..4>	10 23
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
	CPU_55S	CPU_BMIT	CPU_VID<6..0>	8
	CPU_50S	CPU_AGTL	CPUIMVP_IMON	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 67
PCIE_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	12
PCIE_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	12
PCIE_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	12
PCIE_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	12
PM_DPRSLEVR	CPU_55S	CPU_BMIT	GFX_VID<6..0>	8
	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
	CPU_50S	CPU_AGTL	GFX_VR_EN	
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_P<7..0>	73
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_N<7..0>	73
PEG_D2R	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>	8 73
PEG_D2R	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>	8 73
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_P<7..0>	8 73
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_N<7..0>	8 73
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>	73
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>	73
	CPU_50S	CPU_VID	CPU_VIDSOUT	12 67
	CPU_50S	CPU_VID	CPU_VIDCLK	12 67
	CPU_50S	CPU_VID	CPU_VIDALERT_L	12 67

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

**CPU Constraints**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
REVISION:  
BRANCH:  
PAGE: 100 OF 132  
SHEET: 90 OF 101

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER

Need to support MEM\_\*-style wildcards!

### DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.  
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].  
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.  
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.  
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	MIN	MAX
	PHYSICAL	SPACING				
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<5..0>	6.11	26	
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<5..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS_L<3..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	6.11	26	
MEM_A_DO_BYTE0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0>	6.11	27	
MEM_A_DO_BYTE1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8>	6.11	27	
MEM_A_DO_BYTE2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16>	6.11	27	
MEM_A_DO_BYTE3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24>	6.11	27	
MEM_A_DO_BYTE4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32>	6.11	27	
MEM_A_DO_BYTE5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40>	6.11	27	
MEM_A_DO_BYTE6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48>	6.11	27	
MEM_A_DO_BYTE7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56>	6.11	27	
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	6.11	27	
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	6.11	27	
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	6.11	27	
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	6.11	27	
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	6.11	27	
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	6.11	27	
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	6.11	27	
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	6.11	27	
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	6.11	27	
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	6.11	27	
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	6.11	27	
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	6.11	27	
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	6.11	27	
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	6.11	27	
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	6.11	27	
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	6.11	27	
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<5..0>	6.11	28	
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<5..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CS_L<3..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	6.11	28	
MEM_B_DO_BYTE0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0>	6.11	27	
MEM_B_DO_BYTE1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8>	6.11	27	
MEM_B_DO_BYTE2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16>	6.11	27	
MEM_B_DO_BYTE3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24>	6.11	27	
MEM_B_DO_BYTE4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32>	6.11	27	
MEM_B_DO_BYTE5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40>	6.11	27	
MEM_B_DO_BYTE6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48>	6.11	27	
MEM_B_DO_BYTE7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56>	6.11	27	
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	6.11	27	
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	6.11	27	
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	6.11	27	
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	6.11	27	
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	6.11	27	
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	6.11	27	
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	6.11	27	
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	6.11	27	
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	6.11	27	
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	6.11	27	
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	6.11	27	
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	6.11	27	
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	6.11	27	
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	6.11	27	
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	6.11	27	
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	6.11	27	

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
<b>Memory Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	101 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	91 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	18L3, 18L4, 18L9, 18L10	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 17 83
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 17 83
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAN<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_P	41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_N	41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 42
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 42
USB_EXTR	USB_85D	USB	USB_EXTR_P	24 42
USB_EXTR	USB_85D	USB	USB_EXTR_N	24 42
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 24
USB_EXTC	USB_85D	USB	USB_EXTC_N	8 24
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 31
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N	6 31
USB_BT	USB_85D	USB	USB_BT_P	24 31
USB_BT	USB_85D	USB	USB_BT_N	24 31
USB_TPAD	USB_85D	USB	USB_TPAD_P	24 52
USB_TPAD	USB_85D	USB	USB_TPAD_N	24 52
USB_IR	USB_85D	USB	USB_IR_P	24 43
USB_IR	USB_85D	USB	USB_IR_N	24 43
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USB_85D	USB	USB_T29A_P	8 24
USB_T29A	USB_85D	USB	USB_T29A_N	8 24

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 16 44 46 87
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 16 44 46 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L	6 25 46 87
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	18 25
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	25 44
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	6 25 44
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 23 26 28 30 41 47 61 88
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 23 26 28 30 41 47 61 88
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	16 47
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	16 47
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	16 47
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	16 47
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	16 56
	HDA_50S	HDA	HDA_BIT_CLK_R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 56
	HDA_50S	HDA	HDA_SYNC_R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	16
	HDA_50S	HDA	HDA_RST_L	16 56
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	16 56
	HDA_50S	HDA	AUD_SDI_R	56
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	16 56
	HDA_50S	HDA	HDA_SDOUT_R	16
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	16 46
	SPI_55S	SPI	SPI_CLK	46
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	16 46
	SPI_55S	SPI	SPI_MOST	46
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 46
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	16 46
	SPI_55S	SPI	SPI_CS0_L	46
	PCIE_85D	PCIE	PCIE_ENET_R2D_P	36
	PCIE_85D	PCIE	PCIE_ENET_R2D_N	36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	16 36
	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	16 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	16 36
	PCIE_85D	PCIE	PCIE_ENET_D2R_N	16 36
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	36
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	36
	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 31
	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	16 31
	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 16 31
	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 16 31
	PCIE_85D	PCIE	PCIE_FW_R2D_P	38
	PCIE_85D	PCIE	PCIE_FW_R2D_N	38
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	16 38
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	16 38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	16 38
	PCIE_85D	PCIE	PCIE_FW_D2R_N	16 38
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	38
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	38
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	16 33
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	16 33
	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16
	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16
	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16
	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16
	CPH_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16
	CPH_50S	CLK_PCIE	PCH_CLK33M_PCIIN	16 25
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	16 73
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	16 73
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	16 36
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	16 36
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	16 31
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	16 31
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	16 38
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	16 38
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_P	8 16
	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_N	8 16
	PCIE_T29_R2D	PCIE_85D	PCIE_T29_R2D_C_P<3..0>	8 9 33
	PCIE_T29_R2D	PCIE_85D	PCIE_T29_R2D_C_N<3..0>	8 9 33
	PCIE_T29_R2D	PCIE_85D	PCIE_T29_R2D_P<3..0>	33
	PCIE_T29_R2D	PCIE_85D	PCIE_T29_R2D_N<3..0>	33
	PCIE_T29_D2R	PCIE_85D	PCIE_T29_D2R_P<3..0>	8 9 33
	PCIE_T29_D2R	PCIE_85D	PCIE_T29_D2R_N<3..0>	8 9 33
	PCIE_T29_D2R	PCIE_85D	PCIE_T29_D2R_C_P<3..0>	33
	PCIE_T29_D2R	PCIE_85D	PCIE_T29_D2R_C_N<3..0>	33

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

PAGE TITLE: PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 103 OF 132  
 SHEET: 93 OF 101

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALI
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALO
ENET_50S	ENET_3X	ENET_3X	ENET_RESET_L
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>
ENET_100D	ENET_MDI	ENET_MDI	ENET_MDI_N<3..0>
ENET_50S	ENET_CR	ENET_CR	SDCONN_DATA_R<7..0>
ENET_50S	ENET_CR	ENET_CR	SDCONN_CMD_R
ENET_50S	ENET_CR	ENET_CR	SDCONN_CLK_R
ENET_50S	ENET_CR	ENET_CR	SDCONN_DATA<7..0>
ENET_50S	ENET_CR	ENET_CR	SDCONN_CMD
ENET_50S	ENET_CR	ENET_CR	SDCONN_CLK
ENET_50S	ENET_CR	ENET_CR	SDCONN_CLK_R_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_110D	FW_TP	FW_TP	NC_FWO_TPAP
FW_110D	FW_TP	FW_TP	NC_FWO_TPAN
FW_110D	FW_TP	FW_TP	NC_FWO_TBPB
FW_110D	FW_TP	FW_TP	NC_FWO_TPBH
FW_110D	FW_TP	FW_TP	FW_PORT1_TPA_P
FW_110D	FW_TP	FW_TP	FW_PORT1_TPA_N
FW_110D	FW_TP	FW_TP	FW_PORT1_TPB_P
FW_110D	FW_TP	FW_TP	FW_PORT1_TPB_N
Port 2 Not Used			

SYNC MASTER=K91 ERIC SYNC DATE=08/03/2010

Ethernet/FW Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 104 OF 132  
 SHEET: 94 OF 101

# DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

## T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

## T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

## T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29_R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29_R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29_R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29_R2D N<1>
	T29DP_80D	T29DP	T29_R2D C F P<1..0>
	T29DP_80D	T29DP	T29_R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29_D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29_D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29_D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29_D2R C N<1>
	T29DP_100D	T29DP	T29DPA_D2R1_AUXCH_P
	T29DP_100D	T29DP	T29DPA_D2R1_AUXCH_N
	T29DP_80D	T29DP	DP_SDRVA_ML_C P<3..0>
	T29DP_80D	T29DP	DP_SDRVA_ML_C N<3..0>
	T29DP_80D	T29DP	DP_SDRVA_ML_R P<3..0>
	T29DP_80D	T29DP	DP_SDRVA_ML_R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_N
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C_P
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C_N
	T29DP_80D	T29DP	T29DPA_ML_P<3..0>
	T29DP_80D	T29DP	T29DPA_ML_N<3..0>
	T29DP_80D	T29DP	T29DPA_ML_C P<3..0>
	T29DP_80D	T29DP	T29DPA_ML_C N<3..0>
	T29DP_80D	T29DP	DP_A_EXT_AUXCH_P
	T29DP_80D	T29DP	DP_A_EXT_AUXCH_N
T29_R2D2	T29DP_80D	T29DP	T29_R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29_R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29_R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29_R2D N<3>
	T29DP_80D	T29DP	T29_R2D C F P<3..2>
	T29DP_80D	T29DP	T29_R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29_D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29_D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29_D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29_D2R C N<3>
	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_P
	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_N
	T29DP_80D	T29DP	DP_SDRVB_ML_C P<3..0>
	T29DP_80D	T29DP	DP_SDRVB_ML_C N<3..0>
	T29DP_80D	T29DP	DP_SDRVB_ML_R P<3..0>
	T29DP_80D	T29DP	DP_SDRVB_ML_R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB_ML_P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB_ML_N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB_ML_P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB_ML_N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB_AUXCH_P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB_AUXCH_N
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_C_P
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_C_N
	T29DP_80D	T29DP	T29DPB_ML_P<3..0>
	T29DP_80D	T29DP	T29DPB_ML_N<3..0>
	T29DP_80D	T29DP	T29DPB_ML_C P<3..0>
	T29DP_80D	T29DP	T29DPB_ML_C N<3..0>
	T29DP_80D	T29DP	DP_B_EXT_AUXCH_P
	T29DP_80D	T29DP	DP_B_EXT_AUXCH_N

Only used on dual-port hosts.

## T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C P<3..0>
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C N<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_P<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_N<3..0>
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_P
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_N
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_P
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_N
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C P<3..0>
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C N<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_P<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_N<3..0>
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_P
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_N
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_P
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_N
	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C P<3..0>
	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C N<3..0>
	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C_P
	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C_N
	T29_I2C_55S	T29_I2C	I2C_T29_SCL
	T29_I2C_55S	T29_I2C	I2C_T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L
	T29DP_80D	T29DP	T29_R2D_C P<3..0>
	T29DP_80D	T29DP	T29_R2D_C N<3..0>
	T29DP_100D	T29DP	T29_D2R_P<3..0>
	T29DP_100D	T29DP	T29_D2R_N<3..0>

Only used on hosts supporting T29 video-in

SYNC MASTER=T29 REF		SYNC DATE=10/16/2010	
<b>T29 Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	105 OF 132
		SHEET	95 OF 101

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB		SMBUS_SMC_A_S3_SCL	6 31 44 47 53 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB		SMBUS_SMC_A_S3_SDA	6 31 44 47 53 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB		SMBUS_SMC_B_S0_SCL	44 47 50
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB		SMBUS_SMC_B_S0_SDA	44 47 50
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB		SMBUS_SMC_0_S0_SCL	6 31 44 47 50 79
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB		SMBUS_SMC_0_S0_SDA	6 31 44 47 50 79
SMBUS_SMC_BSA_SCL	SMB_50S	SMB		SMBUS_SMC_BSA_SCL	6 44 47 62 63
SMBUS_SMC_BSA_SDA	SMB_50S	SMB		SMBUS_SMC_BSA_SDA	6 44 47 62 63
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB		SMBUS_SMC_MGMT_SCL	44 47 100
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB		SMBUS_SMC_MGMT_SDA	44 47 100

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
CHGR_CSI	IT01_DIFFPAIR			CHGR_CSI_P	63
	IT01_DIFFPAIR			CHGR_CSI_N	63
CHGR_CSO	IT01_DIFFPAIR			CHGR_CSO_P	63
	IT01_DIFFPAIR			CHGR_CSO_N	63

D

D

C


C

B

B

A

A

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	106 OF 132
		SHEET	96 OF 101

8

7

6

5

4

3

2

1



GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.  
 DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 Max length of LVDS/DisplayPort/TMDS traces: 13 inches.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	SIZE
				FB_A0_CLK_P	75 76
				FB_A0_CLK_N	75 76
				FB_A1_CLK_P	75 76
				FB_A1_CLK_N	75 76
				FB_A0_CMD	6 75 76
				FB_A1_CMD	6 75 76
				FB_A0_ABI_L	6 75 76
				FB_A1_ABI_L	6 75 76
				FB_A0_RAS_L	75 76
				FB_A1_RAS_L	75 76
				FB_A0_CAS_L	75 76
				FB_A1_CAS_L	75 76
				FB_A0_WE_L	75 76
				FB_A1_WE_L	75 76
				FB_A0_CKE_L	75 76
				FB_A1_CKE_L	75 76
				FB_A0_CS_L	75 76
				FB_A1_CS_L	75 76
				FB_A0_EDC0	6 75 76
				FB_A0_EDC1	6 75 76
				FB_A0_EDC2	6 75 76
				FB_A0_EDC3	6 75 76
				FB_A1_EDC0	6 75 76
				FB_A1_EDC1	6 75 76
				FB_A1_EDC2	6 75 76
				FB_A1_EDC3	6 75 76
				FB_A0_DBI_L0	6 75 76
				FB_A0_DBI_L1	6 75 76
				FB_A0_DBI_L2	6 75 76
				FB_A0_DBI_L3	6 75 76
				FB_A1_DBI_L0	6 75 76
				FB_A1_DBI_L1	6 75 76
				FB_A1_DBI_L2	6 75 76
				FB_A1_DBI_L3	6 75 76
				FB_A0_WCLK0	6 75 76
				FB_A0_WCLK1	6 75 76
				FB_A1_WCLK0	6 75 76
				FB_A1_WCLK1	6 75 76
				FB_A0_DO_BYTE0	6 75 76
				FB_A0_DO_BYTE1	6 75 76
				FB_A0_DO_BYTE2	6 75 76
				FB_A0_DO_BYTE3	6 75 76
				FB_A1_DO_BYTE0	6 75 76
				FB_A1_DO_BYTE1	6 75 76
				FB_A1_DO_BYTE2	6 75 76
				FB_A1_DO_BYTE3	6 75 76
				FB_AB_RESET	75 76 77

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	SIZE
				FB_B0_CLK_P	75 77
				FB_B0_CLK_N	75 77
				FB_B1_CLK_P	75 77
				FB_B1_CLK_N	75 77
				FB_B0_CMD	6 75 77
				FB_B1_CMD	6 75 77
				FB_B0_ABI_L	6 75 77
				FB_B1_ABI_L	6 75 77
				FB_B0_RAS_L	75 77
				FB_B1_RAS_L	75 77
				FB_B0_CAS_L	75 77
				FB_B1_CAS_L	75 77
				FB_B0_WE_L	75 77
				FB_B1_WE_L	75 77
				FB_B0_CKE_L	75 77
				FB_B1_CKE_L	75 77
				FB_B0_CS_L	75 77
				FB_B1_CS_L	75 77
				FB_B0_EDC0	6 75 77
				FB_B0_EDC1	6 75 77
				FB_B0_EDC2	6 75 77
				FB_B0_EDC3	6 75 77
				FB_B1_EDC0	6 75 77
				FB_B1_EDC1	6 75 77
				FB_B1_EDC2	6 75 77
				FB_B1_EDC3	6 75 77
				FB_B0_DBI_L0	6 75 77
				FB_B0_DBI_L1	6 75 77
				FB_B0_DBI_L2	6 75 77
				FB_B0_DBI_L3	6 75 77
				FB_B1_DBI_L0	6 75 77
				FB_B1_DBI_L1	6 75 77
				FB_B1_DBI_L2	6 75 77
				FB_B1_DBI_L3	6 75 77
				FB_B0_WCLK0	6 75 77
				FB_B0_WCLK1	6 75 77
				FB_B1_WCLK0	6 75 77
				FB_B1_WCLK1	6 75 77
				FB_B0_DO_BYTE0	6 75 77
				FB_B0_DO_BYTE1	6 75 77
				FB_B0_DO_BYTE2	6 75 77
				FB_B0_DO_BYTE3	6 75 77
				FB_B1_DO_BYTE0	6 75 77
				FB_B1_DO_BYTE1	6 75 77
				FB_B1_DO_BYTE2	6 75 77
				FB_B1_DO_BYTE3	6 75 77

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	SIZE
				LVDS_A_CLK_P	83 87
				LVDS_A_CLK_N	83 87
				LVDS_A_DATA_P<2..0>	83 87
				LVDS_A_DATA_N<2..0>	83 87
				LVDS_B_CLK_P	83 87
				LVDS_B_CLK_N	83 87
				LVDS_B_DATA_P<2..0>	83 87
				LVDS_B_DATA_N<2..0>	83 87
				LVDS_CONN_A_CLK_F_P	6 82
				LVDS_CONN_A_CLK_F_N	6 82
				LVDS_CONN_B_CLK_F_P	6 82
				LVDS_CONN_B_CLK_F_N	6 82
				LVDS_CONN_A_CLK_P	82 83
				LVDS_CONN_A_CLK_N	82 83
				LVDS_CONN_A_DATA_P<2..0>	6 82 83
				LVDS_CONN_A_DATA_N<2..0>	6 82 83
				LVDS_CONN_B_CLK_P	82 83
				LVDS_CONN_B_CLK_N	82 83
				LVDS_CONN_B_DATA_P<2..0>	6 82 83
				LVDS_CONN_B_DATA_N<2..0>	6 82 83

Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	SIZE
				GPU_CLK27M	78 79
				GPU_CLK100M	78 79
				LVDS_EG_A_CLK_P	78 87
				LVDS_EG_A_CLK_N	78 87
				LVDS_EG_A_DATA_P<2..0>	78 87
				LVDS_EG_A_DATA_N<2..0>	78 87
				NC LVDS_EG_A_DATA_P<3>	78 79
				NC LVDS_EG_A_DATA_N<3>	78 79
				LVDS_EG_B_DATA_P<2..0>	78 87
				LVDS_EG_B_DATA_N<2..0>	78 87
				NC LVDS_EG_B_DATA_P<3>	78 79
				NC LVDS_EG_B_DATA_N<3>	78 79
				DP_ML	78 84
				DP_EXTA_ML_C_P<3..0>	78 84
				DP_EXTA_ML_C_N<3..0>	78 84
				DP_AUX_CH	83 84
				DP_EXTA_AUXCH_C_P	83 84
				DP_EXTA_AUXCH_C_N	83 84
				DP_AUX_CH	6 78 83
				DP_EXTA_AUXCH_N	6 78 83

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

**GPU (Whistler) CONSTRAINTS**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D  
 REVISION:  
 BRANCH:  
 PAGE: 107 OF 132  
 SHEET: 97 OF 101

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	10 MM_OVERRIDE	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE

### Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

### K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
ENETCONN	ENETCONN	ENETCONN	ENETCONN_P<3..0>
ENETCONN	ENETCONN	ENETCONN	ENETCONN_N<3..0>
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPUTHMSNS_D2_P
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPUTHMSNS_D2_N
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPU_THERMD_P
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPU_THERMD_N
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_THERMSNS_D_P
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_THERMSNS_D_N
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_TDIODE_P
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_TDIODE_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	VCCSAS0_CS_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	VCCSAS0_CS_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	VCCSAISNS_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	VCCSAISNS_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_1V5_S3_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_1V5_S3_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUVCCIOS0_CS_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUVCCIOS0_CS_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUVCCIOISNS_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUVCCIOISNS_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	GPUISENS_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	GPUISENS_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_1V5_S3_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_1V5_S3_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_AIRPORT_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_AIRPORT_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_AIRPORT_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_AIRPORT_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HDD_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HDD_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HDD_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HDD_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_LCDBKLT_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_LCDBKLT_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_ODD_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_ODD_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_ODD_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_ODD_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_PPIV0_S0GPU_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_PPIV0_S0GPU_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_PPIV0_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_PPIV0_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV8_S0GPU_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV8_S0GPU_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV8_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV8_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV5_S0GPU_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV5_S0GPU_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV5_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	PPIV5_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNSIG_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNSIG_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNSIG_R_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNSIG_R_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_OTHER_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_GPU_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_GPU_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNS_P
SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE	CPUIMVP_ISNS_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_N
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_P
AUDIODIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_N

### K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
ITOI_DIFFPAIR	ITOI_DIFFPAIR		CHGR_CSI_R_P
ITOI_DIFFPAIR	ITOI_DIFFPAIR		CHGR_CSI_R_N
ITOI_DIFFPAIR	ITOI_DIFFPAIR		CHGR_CSO_R_P
ITOI_DIFFPAIR	ITOI_DIFFPAIR		CHGR_CSO_R_N
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_P
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_N
USB_EXTN	USB_85D	USB	USB2_LT1_P
USB_EXTN	USB_85D	USB	USB2_LT1_N
CONN_USB2_BT_P			CONN_USB2_BT_P
CONN_USB2_BT_N			CONN_USB2_BT_N
USB_LT2_P			USB_LT2_P
USB_LT2_N			USB_LT2_N
SSM2375L_P	AUDIODIFF	AUDIO	SSM2375L_P
SSM2375L_N	AUDIODIFF	AUDIO	SSM2375L_N
SSM2375R_P	AUDIODIFF	AUDIO	SSM2375R_P
SSM2375R_N	AUDIODIFF	AUDIO	SSM2375R_N
SSM2375S_P	AUDIODIFF	AUDIO	SSM2375S_P
SSM2375S_N	AUDIODIFF	AUDIO	SSM2375S_N
SPKRCONN_L_OUT_P	DIFFPAIR	AUDIO	SPKRCONN_L_OUT_P
SPKRCONN_L_OUT_N	DIFFPAIR	AUDIO	SPKRCONN_L_OUT_N
SPKRCONN_R_OUT_P	DIFFPAIR	AUDIO	SPKRCONN_R_OUT_P
SPKRCONN_R_OUT_N	DIFFPAIR	AUDIO	SPKRCONN_R_OUT_N
SPKRCONN_S_OUT_P	DIFFPAIR	AUDIO	SPKRCONN_S_OUT_P
SPKRCONN_S_OUT_N	DIFFPAIR	AUDIO	SPKRCONN_S_OUT_N
USB_TPAD_R_P	USB_85D	USB	USB_TPAD_R_P
USB_TPAD_R_N	USB_85D	USB	USB_TPAD_R_N
PP3V3_S5	SB_POWER		PP3V3_S5
PP3V3_S0	SB_POWER		PP3V3_S0
PP1V5_S3RS0	SB_POWER		PP1V5_S3RS0
GND	GND		GND

### A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION: 108 OF 132

SHEET: 98 OF 101

K91 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM


NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		109 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		99 OF 101	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2011	
PAGE TITLE			
DEBUG SENSORS AND ADC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		130 OF 132	
SHEET		100 OF 101	



SYNC MASTER=K91 DINESH		SYNC DATE=08/18/2010	
PAGE TITLE			
<b>Power Supplies BIST</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	132 OF 132
		SHEET	101 OF 101