

MODEL NAME : *QCL00_QCL20*

PCB NO : *LA-8241P*

BOM P/N : *4619GP31L21 Inspiron DIS*
4619GQ31L21 Inspiron UMA
4619GP31L01 Vostro DIS
4619GQ31L01 Vostro UMA

Dell / Compal Confidential

Schematic Document

**Inspron A5 & Vostro 3560 (Intel Chief River)
 Ivy Bridge (rPGA) + Panther Point (mainstream)**

Discrete AMD Thames-XT

46@ : for 46 level

@ : Nopop Component

CONN@ : Connector Component

KB930@ : ENE KB930 Implemented

KB9012@ : ENE KB9012 Implemented

EXP@ : Express Card Implemented

FFS@ : Only for Free Fall Sensor

VOS@ : Only for Vostro

INS@ : Only for Inspiron

UMA@ : Only for UMA

GCLK@ : Green CLK implemented

AMP@ : External Amplifier implemented

KBBL@ : Keyboard Back Light implemented

2012-02-01

Rev: 1.0

X76@ : VRAM Group


CH@ : Chelsea M2

SE@ : Seymour M2

TH@ : Thames-XT

DIS@ : Only for Discrete


MB Type	BOM P/N	Config



only for Vostro 3560

Project Code : QCL00 / QCL20

File Name : LA-8241P



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev 1.0
Date: Wednesday, February 01, 2012				Sheet 3 of 56

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{AD_BID min}	V _{AD_BID typ}	V _{AD_BID max}	EC_AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table


Board ID	PCB Revision		
0	0.1		
1		0.1	
2	0.2		
3		0.2	
4	0.3		0.2
5		0.3	0.3
6	1.0		1.0
7		1.0	

PCH

USB PORT#	DESTINATION
0	USB conn.1
1	USB conn.2 - Power Share
2	USB conn.3
3	USB conn.4
4	MINI CARD-1 (WLAN)
5	NC
6	NC
7	NC
8	Finger Print
9	NC
10	Card Reader
11	Express Card
12	Camera
13	NC

SMBUS Control Table

	SOURCE	MINI1	MINI2	BATT	SODIMM	Express Card	Thermal Sensor	FFS	VGA Thermal Sensor	VGA	XDP	Charger
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V
EC_SMB_CK2 EC_SMB_DA2	KB9012								V	V		
PCH_SML0CLK PCH_SML0DATA	PCH											
PCH_SML1CLK PCH_SML1DATA	PCH											
MEM_SMBCLK MEM_SMBDATA	PCH	V	V		V	V		V			V	




CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC LPC
PCI2	None
PCI3	None
PCI4	None

SATA	DESTINATION
SATA0	HDD
SATA1	SSD
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None


PCI EXPRESS	DESTINATION
Lane 1	10/100/1G LAN
Lane 2	MINI CARD-1 (WLAN)
Lane 3	Express Card
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100/1G LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD-1 WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	Express Card	CLKOUTFLEX2	None
	CLKOUT_PCIE3	None	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		









Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (1/6) DMI, FDI, PEG Document Number LA-8241P Date: Wednesday, February 01, 2012 Sheet 5 of 56






The resistor for HOOK2 should be placed such that the stub is very small on CFG0 net





RC8 200_0402_1%
VDDPWROOD
RC19 39_0402_1%
OC1 SSM3K7002F_SC59-3
RC32 75_0402_5%
RC33 43_0402_1%
RC34 0_0402_5%
RC35 1K_0402_5%
RC36 1K_0402_5%
RC37 2_0_0402_1%
RC38 2_0_0402_1%
RC39 2_1K_0402_1%
RC40 2_1K_0402_1%
RC41 56_0402_1%
RC42 1K_0402_5%
RC43 62_0402_5%
RC44 10K_0402_5%
RC45 51_0402_5%
RC46 51_0402_5%
RC47 51_0402_5%
RC48 51_0402_5%
RC49 51_0402_5%
RC50 51_0402_5%
RC51 51_0402_5%
RC52 51_0402_5%
RC53 51_0402_5%
RC54 51_0402_5%
RC55 2_0_0402_1%
RC56 2_0_0402_1%
RC57 2_0_0402_1%
RC58 2_0_0402_1%
RC59 2_0_0402_1%
RC60 2_0_0402_1%
RC61 2_0_0402_5%
RC62 2_0_0402_5%
RC63 2_0_0402_5%
RC64 2_0_0402_5%
RC65 2_0_0402_5%
RC66 2_0_0402_5%
RC67 2_0_0402_5%
RC68 2_0_0402_5%
RC69 2_0_0402_5%
RC70 2_0_0402_5%
RC71 2_0_0402_5%



Remove DPLL Ref clock (for EDP only)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(2/6) PM,XDP,CLK LA-8241P Wednesday, February 01, 2012 Sheet 6 of 56




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(3/6) DDRIII Document Number LA-8241P Date: Wednesday, February 01, 2012 Sheet 7 of 56


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition *0: Lane Reversed



Display Port Presence Strap	
CFG4	*1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled *10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	*1: (Default) PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training

INTEL 12/28 recommend to add RC120, RC121, RC122, RC123 Please place as close as JCPU1




Sandy Bridge_rPGA_Rev1p0
CONN@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESOR(5/6) PWR,BYPASS Document Number LA-8241P Date: Wednesday, February 01, 2012 Sheet 9 of 56
				Rev 1.0










Layout Note:
Place near JDIMM1




All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1. 203, 204




Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Decipher Date	2013/01/16	Document Number
				DDRIII DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev LA-8241P Date: Wednesday, February 01, 2012
				Sheet 11 of 56








Note:
 Check voltage tolerance of
 VREF_DQ at the DIMM socket

All VREF traces should
 have 10 mil trace width

Layout Note:
 Place near JDIMMB



Layout Note:
 Place near JDIMMB. 203, 204




Security Classification	Compal Secret Data	
Issued Date	2012/01/17	Deciphered Date
		2013/01/16


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	DDRIII DIMMB
Document Number	LA-8241P
Date	Wednesday, February 01, 2012
Sheet	12 of 56





10/100/1G LAN ---->
WLAN (Mini Card 1) ---->
Express Card ---->





10/100/1G LAN ---->
WLAN (Mini Card 1) ---->
Express Card ---->




*PCIE REQ power rail:
suspend: 0 3 4 5 6 7
core: 1 2




20090512
add double mosfet prevent
ATI M92 electric leakage



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	PCH (2/8) PCIE, SMBUS, CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Wednesday, February 01, 2012	Sheet	14 of 56
	LA-8241P				Rev 1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	PCH (3/8) DMI, FDI, PM, GFX, DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8241P	Rev 1.0
				Date	Wednesday, February 01, 2012
				Sheet	15 of 56




Intel Anti-Theft Technology	
NV_ALE	High=Enabled
	Low=Disable (floating) *

Reserve for RF please close to PCH


Within 500 mils!



Security Classification	Compal Secret Data		
Issued Date	2012/01/17	Deciphered Date	2013/01/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Compal Electronics, Inc. PCH (5/8) GPIO, CPU, MISC Document Number LA-8241P Date: Wednesday, February 01, 2012 Sheet 17 of 56



PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLL	1.05	0.08
VccADPLL	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06





If it support 3.3V audio signals
POP: RH244
Depop RH245 / RH246







If it support 1.5V audio signals
POP: RH245 / RH246
Depop R244

Security Classification	Compal Secret Data	
Issued Date	2012/01/17	Deciphered Date
		2013/01/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	PCH (7/8) PWR
Document Number	LA-8241P
Date	Wednesday, February 01, 2012
Sheet	19 of 56





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (8/8) VSS LA-8241P Document Number Wednesday, February 01, 2012 Sheet 20 of 56
				Rev 1.0





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P
				Rev 1.0
				Date: Wednesday, February 01, 2012 Sheet 21 of 56

LCD PWR CTRL




LCD backlight PWR CTRL








* Reserved for EMI/ESD/RF need to close to JLVDs

Wedcam PWR CTRL



* Reserved for LCD sequence tuning







Part Number	Description
RO000002HM	HDMI W/Logo:RO000002HM

TMDS TXCN	@CV358	1	2	100P_0402_50V8J
TMDS TXCP	@CV360	1	2	100P_0402_50V8J
TMDS TX0N	@CV362	1	2	100P_0402_50V8J
TMDS TX0P	@CV363	1	2	100P_0402_50V8J
TMDS TX1N	@CV359	1	2	100P_0402_50V8J
TMDS TX1P	@CV357	1	2	100P_0402_50V8J
TMDS TX2N	@CV361	1	2	100P_0402_50V8J
TMDS TX2P	@CV364	1	2	100P_0402_50V8J


20111024 EMI ADD

TMDS L TXCN	CV349	1	2	3.3P_0402_50V8C-D
TMDS L TXCP	CV350	1	2	3.3P_0402_50V8C-D
TMDS L TX0N	CV351	1	2	3.3P_0402_50V8C-D
TMDS L TX0P	CV352	1	2	3.3P_0402_50V8C-D
TMDS L TX1N	CV353	1	2	3.3P_0402_50V8C-D
TMDS L TX1P	CV354	1	2	3.3P_0402_50V8C-D
TMDS L TX2N	CV355	1	2	3.3P_0402_50V8C-D
TMDS L TX2P	CV356	1	2	3.3P_0402_50V8C-D


20110805 EMI ADD



Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Part Number LA-8241P Date: Wednesday, February 01, 2012
Sheet 23 of 56 Rev 1.0				





Analog Board ID definition, Please see page 4.




KB9012QF-A3_LQFP128_14X14	20mil	LE2
ECAGND 2	FBMA-L11-160808-800LMT_0603	

Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	EC ENE-KB930/Co-lay 9012
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	Document Number	Rev	Date: Wednesday, February 01, 2012 Sheet 24 of 56	
	LA-8241P	1.0		



Power ON Circuit



To POWER/B




INT_KBD Conn.




Touch Pad LED


Touch pad




SPI ROM 128KB




Keyboard back light



Screw Hole




Lid Switch





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P Date: Wednesday, February 01, 2012 Sheet 26 of 56
				Rev 1.0




+5VALW to +5VS






+3VALW to +3V_PCH



+3VALW to +3VS





+1.5V To +1.5VS





Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P
Date: Wednesday, February 01, 2012				Rev 1.0
Sheet 27 of 56				




USB Detected for PWR Share




Express Card PWR S/W




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(1/6) DMI,FDI,PEG
Document Number	LA-8241P		Rev	1.0
Date	Wednesday, February 01, 2012	Sheet	28	of 56




ODD Power Control





SATA ODD Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	HDD/ODD/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 01, 2012			Sheet 29	of 56




Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	PROCESSOR(I/6) DMI,FDI,PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P
Date:	Wednesday, February 01, 2012	Sheet	30	of 56








TO Function/B



To LED/B




10mils, All pins




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (1/6) DMI, FDI, PEG LA-8241P Date: Wednesday, February 01, 2012 Sheet 32 of 56

USB conn.1




USB conn.2





Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	PROCESSOR(I/6) DMI,FDI,PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P
				Rev 1.0
				Date: Wednesday, February 01, 2012 Sheet 33 of 56

GFX PCIe LANE REVERSAL



LVDS Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	ATI SeymourXT_M2_PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev 1.0
				Document Number	LA-8241P
				Date:	Wednesday, February 01, 2012
				Sheet	34 of 56











Table with 4 columns: Vendor, VRAM_ID0, VRAM_ID1, VRAM_ID2. Rows include Hynix 1GB, Samsung 1GB, Hynix 2GB, Samsung 2GB, and Micron 1GB.



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

Table with 4 columns: STRAPS, PIN, DESCRIPTION OF DEFAULT SETTINGS, RECOMMENDED SETTINGS. Rows include TX_PWRs_ENB, TX_DEEMPH_EN, RSV0, RSV1, RSV2, RSV3, RSV4, RSV5, RSV6, RSV7, RSV8, RSV9, RSV10, RSV11, RSV12, RSV13, RSV14, RSV15, RSV16, RSV17, RSV18, RSV19, RSV20, RSV21, RSV22, RSV23, RSV24, RSV25, RSV26, RSV27, RSV28, RSV29, RSV30, RSV31, RSV32, RSV33, RSV34, RSV35, RSV36, RSV37, RSV38, RSV39, RSV40, RSV41, RSV42, RSV43, RSV44, RSV45, RSV46, RSV47, RSV48, RSV49, RSV50, RSV51, RSV52, RSV53, RSV54, RSV55, RSV56, RSV57, RSV58, RSV59, RSV60, RSV61, RSV62, RSV63, RSV64, RSV65, RSV66, RSV67, RSV68, RSV69, RSV70, RSV71, RSV72, RSV73, RSV74, RSV75, RSV76, RSV77, RSV78, RSV79, RSV80, RSV81, RSV82, RSV83, RSV84, RSV85, RSV86, RSV87, RSV88, RSV89, RSV90, RSV91, RSV92, RSV93, RSV94, RSV95, RSV96, RSV97, RSV98, RSV99, RSV100.

AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET







Table with 2 columns: STRAP, DESCRIPTION. Rows include TX_PWRs_ENB and TX_DEEMPH_EN.



Circuits to support BACO




for PX4.0

for PX4.0 and PX5.0


PX_MODE=1 for Normal Operation
 PX_MODE=0 for BACO mode to shut down power rails except VDDR3, PCIE_VDDC and 1.8V rail

Note:
 PX4.0 +VGA_CORE, VDDCI, +1.5VGS ON
 PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF
 PX5.0 +3VGS, +VGA_CORE, VDDCI, +1.5VGS, +1.0VGS, +1.8VGS OFF


Power Sequence of Thames and Chelsea




+1.5V TO +1.5VGS




+1.8VS TO +1.8VGS



+3.3VS TO +3.3VGS





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI SeymourXT M2 BACO POWER
Size	C	Document Number	LA-8241P	Rev
Date	Wednesday, February 01, 2012	Sheet	36	of 56



MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45k	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75k	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75k	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75k	CV333=NC


Thames/Seymour Only
Do not install for Heathrow/Chelsea
PS_0 Should be tied to GND on Thames/Seymour





VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	ATI SeymourXT M2 Power			
Size	Document Number	LA-8241P		Rev
C			1.0	
Date:	Wednesday, February 01, 2012	Sheet	38	of 56




Co-lay Thames/Seymour/Chelsea


	Thames M2	Seymour M2	Chelsea M2
RV129	POP	POP	POP
RV130	POP	POP	POP
RV131	POP	POP	POP
RV132	POP	POP	POP
RV134	POP	POP	POP
RV135	POP	POP	POP
RV206	POP	POP	POP
RV205	POP	POP	POP

This basic topology should be used for DRAM_RST for DDR3/DDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM Load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.
Place all these components very close to CPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	LA-8241P		Rev 1.0
Date:	Wednesday, February 01, 2012	Sheet	40	of 56




Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	ATI SeymourXT M2 VRAM B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	C	Document Number	LA-8241P	Rev 1.0
Date:	Wednesday, February 01, 2012	Sheet	41	of 56

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	08,11,12	DIMM	11/07/28	COMPAL	The M3 traces are routed to the Sandy Bridge Processor reserved pins for DDR3 VREF	Intel CHRLST Rev1.5 required	0.1
2	18,19	FCH	11/07/28	COMPAL	VCCDMI, V_PROC_IO change to +VCCP from +1.05VS	Intel CHRLST Rev1.5 required	0.1
3	09,10	CPU	11/07/28	COMPAL	remove decoupling cap for +VCC_CORE, +VCCP, +VCC_GFXCORE_AKG, owner change to PWR	Intel CHRLST Rev1.5 required	0.1
4	10	CPU	11/07/28	COMPAL	VCCSA_SELECT[0:1] which should be connected to VID[1:0] of the System Agent (SA) VR controller.	Intel CHRLST Rev1.5 required	0.1
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							






BATT+
BATT++
PBATT9 @
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 GND
 GND

CLK SMB
 DAT SMB
 BATT_PRS
 SYS_PRES


SMART Battery:
 01.BATT1+
 02.BATT2+
 03.CLK_SMB
 04.DAT_SMB
 05.BATT_PRS
 06.SYS_PRES
 07.BAT_ALERT
 08.GND1
 09.GND2





PH901 under CPU bottom side :
 CPU thermal protection at 90 degree C

65W	90W	130W
65W/90W#	High	Low
130W/90W#	Low	High


Tada=0~4.62A (90W)
ADP_I = 19.9 * Iadapter * Rsense



For DT Mode




	ISL88731C	BQ24747		ISL88731C	BQ24747		ISL88731C	BQ24747		ISL88731C	BQ24747
PU100	ISL88731C	BQ24747	PR122	@	200k	PC134	0.01u	@	PC108	0.1u	@
PR133	@	100k	PR123	@	7.5k	PC129	@	0.1u	PR106	10	0
PR112	100k	@	PR129	@	10k	PC126	0.22u	0.1u	PR107	10	0
PR117	158k	@	PC117	@	2200p	PR127	10	0	PC112	0.047u	0.1u
PR113	210k	309k	PC124	@	56p	PR111	4.7	@	731@ for ISL88731C		
PC131	0.1u	220p	PC123	@	120p	PC110	1u	@	747@ for BQ24747		
PC132	0.01u	@	PC125	@	1u	PD101	@	BAT54HT1G			



3.3VALWP
 TDC 5.4A
 Peak Current 7.7A
 OCP current 9.2A
 TYP MAX
 H/S Rds (on) : 27mohm , 34mohm
 L/S Rds (on) : 11mohm , 14mohm


5VALWP
 TDC 5.6A
 Peak Current 8A
 OCP current 9.6A
 TYP MAX
 H/S Rds (on) : 27mohm , 34mohm
 L/S Rds (on) : 11mohm , 14mohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number PWR-3VALWP/5VALWP LA-8241P
Date	Wednesday, February 01, 2012	Sheet	45 of 56	Rev 1.0




www.qdzbw.com

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	PWR-1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-8241P
				Date:	Wednesday, February 01, 2012
				Sheet	46 of 56



+V1.05S_VCCPP	
TDC 11A	
Peak Current 16A	
OCP current 19A	
	TYP MAX
H/S Rds (on)	10mohm , 14.5mohm
L/S Rds (on)	: 3mohm , 3.6mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8241P	
Date: Wednesday, February 01, 2012				Sheet	47 of 56




1.5VP	
TDC 14A	
Peak Current 20A	
OCP current 24A	
	TYP MAX
H/S Rds (on) :	10mohm , 14.5mohm
L/S Rds (on) :	3mohm , 3.6mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title PWR-1.5V/0.75VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-824IP	
Date:	Wednesday, February 01, 2012	Sheet	48	of	56


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


output voltage adjustable network



+VCC_SAP
 TDC 4.2A
 Peak Current 6A
 OCP current 7.2A


The 1k PD on the VCCSA VIDs are empty.
 These should be stuffed to ensure that
 VCCSA VID is 00 prior to VCCIO stability.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU Core Document Number LA-8241P Date: Wednesday, February 01, 2012
				Rev 1.0
				Sheet 50 of 56


VCC_core
 TDC 32A
 Peak Current 53A
 OCP current 65
 Load line -1.9mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP
 MAX
 H/S Rds (on) :10mohm , 14.5mohm
 L/S Rds (on) :3mohm , 3.6mohm



+VCC_GFXCORE_AXG
 TDC 21.5A
 Peak Current 33A
 OCP current 40A
 Load line -3.9mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP
 MAX
 H/S Rds (on) :10mohm , 14.5mohm
 L/S Rds (on) :3mohm , 3.6mohm



Security Classification	Compal Secret Data		2013/01/16	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			PWR-VCC_SAP	
Size	Document Number		LA-8241P	
Date	Wednesday, February 01, 2012	Sheet	51	of 56




+VGA_CORE
TDC 22A
Peak Current 30A
OCV current 36A
FSW=350kHz
DCR 1.1mohm +/-5%
TYP **MAX**
H/S Rds (on) :10mohm , 14.5mohm
L/S Rds (on) :3mohm , 3.6mohm

+VGA_PCIE
TDC 3.6A
Peak Current 5.2A
OCV current 6A


Chelsea Pro

GPU_VID1	GPU_VID0	GPU_VID2	Core Voltage Level
0	0	0	0.95V
0	0	1	0.925V
0	1	0	0.9V
0	1	1	0.875V
1	0	0	0.85V
1	0	1	0.825V
1	1	0	0.8V
1	1	1	0.775V











	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR825	6.81K	5.9K

+VDDCI
TDC 2.8A
Peak Current 4A
OCp current 6A






	VDDCI_VID
High	1V
Low	0.9V





+VCC_CORE

+VCC_GFXCORE_AXG




Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

+VCCP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR DECOUPLING Size Document Number LA-824IP Date: Wednesday, February 01, 2012 Sheet 54 of 56	
				Rev	1.0

Power block



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/1/17	Deciphered Date	2013/1/16	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8241P	0.2
Date: Wednesday, February 01, 2012				Sheet	55 of 56

