

**Enrico Caruso 14**  
**Muxless Schematics Document**  
**Ivy Bridge & Sandy Bridge**  
**Intel PCH**  
**2012-01-03**  
**REV : X02**



*DY : None Installed*  
*PSL: 10mW internal schematic*  
*UMA: UMA ONLY installed*  
*OPS: Optimus solution installed.*  
*Surge: For GO Rural config stuff.*  
*GIGA: For GIGA LAN config stuff.*  
*LPC : Reserve for LPC debug card*  
*POP : Reserve for solve "POP" sound iuuse*

# Block Diagram (Discrete)











Project code:  
 Inspiron: 91.4TY01.001  
 Vostro : 91.4UA01.001  
 PCB P/N : 48.4TY02.0SC  
 Revision: 11282-SC

##OnMainBoard

Hynix: 72.52G63.A0U (HT31P\$AA)  
 Samsung: 72.42164.D0U (JP0F2\$AA)



FDIx4x2 DMIx4




<b>SYSTEM DC/DC</b> APL5916 48		<b>CPU DC/DC</b> VT1318+1323 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
<b>SYSTEM DC/DC</b> TPS51219 45		<b>SYSTEM DC/DC</b> TPS51125 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
<b>SYSTEM DC/DC</b> TPS51216R 46		<b>SYSTEM DC/DC</b> TPS51216R 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	1D5V_VTT
<b>GFX DC/DC</b> VT1318+1323 44		<b>VGA</b> ADP3211 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	DCBATOUT	VGA_CORE
<b>TI CHARGER</b> BQ24707 40		<b>SYSTEM DC/DC</b> RT8068A 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
<b>Switches</b> 93			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0		
<b>PCB LAYER</b>			
L1:Top	L4:Signal	L2:GND	L5:VCC
L3:Signal	L6:Bottom		






**SSID = CPU**



**Layout Note:**  
 R501, R513 place near to CPU  
 C502 need place at the separate point.

**Layout Note:**  
 Signal Routing Guideline:  
 SM\_RCOMP keep routing length less than 500 mils.  
 Trace width = 15mil




<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**CPU (THERMAL/CLOCK/PM)**


File	CPU (THERMAL/CLOCK/PM)	
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date:	Tuesday, January 03, 2012	Sheet 5 of 104

SSID = CPU



**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**SSID = CPU**



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
	Sheet 7	of 104






**SSID = CPU**

**POWER**


Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE (DC)	0.3~1.35	53
VAXG (DC)	0~1.3	33
VCCIO	1	8.5
VDDQ	1.5	10
VCCSA	0.9	6
VCCPLL	1.8	1.5

Refer to PDDG rev 0.8



VAXG Output Decoupling Recommendation:  
 2 x 470 uF at Bottom Socket Edge  
 2 x 22 uF at Top Socket Cavity  
 4 x 22 uF at Top Socket Edge  
 2 x 22 uF at Bottom Socket Cavity  
 4 x 22 uF at Bottom Socket Edge


Do not have 2 x 470 uF




VCCPLL Output Decoupling Recommendation:  
 1 x 330 uF, 6m  
 2 x 1 uF (0402) Bottom socket Cavity  
 1 x 10 uF (0805) Bottom socket edge

Do not have 1 x 330 uF

NEC, 330uF, 2.5V, B2  
 ESR=9m  
 Irripple=3.073A



DDR WR VREFA  
 DDR WR VREFB



VCCIO\_SEL:  
 SNB: Floating  
 IVY: GND


**Layout Note:**

+V\_SM\_VREF\_CNT should have 10 mil trace width




**Layout Note:**

1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing



VDDQ Output Decoupling Recommendation:  
 1 x 330 uF  
 6 x 10 uF

Do not have 1 x 330 uF




VCCSA Output Decoupling Recommendation:  
 1 x 330 uF, 6m  
 2 x 10 uF at Bottom Socket Cavity  
 1 x 10 uF at Bottom Socket Edge

Do not have 1 x 330 uF

R910 close to pin H23.

VCCSA Power Select		
Voltage(V)	VID[0]	VID[1]
0.9	0	0
IV & ULV 0.85	0	1
Others 0.8	1	0
0.725	1	0
0.675	1	1



VCCSA SEL0  
 VCCSA SEL1

CRB: 10K  
 DG: 1K

<Variant Name>



**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet 9 of 104

SSID = CPU



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU (VSS)**

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 10 of 104	

(Blanking)

<Variant Name>



Title		
<b>XDP</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date:	Friday, December 30, 2011	Sheet 11 of 104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 12 of	104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 13 of	104





(Blanking)


<Variant Name>




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 16	of 104




**SSID = PCH**




**Layout Note:**  
Place near PCH;  
trace spacing=20mil






**Layout Note:**  
Place near PCH



**Layout Note:**  
Place near PCH;  
trace spacing=30mil



Notes:  
1K 0.5%




<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH ( LVDS/CRT/DDI )**

Size: A3	Document Number: <b>Enrico Caruso 14 MLK DIS</b>	Rev: <b>X02</b>
Date: Tuesday, January 03, 2012	Sheet: 17	of: 104

**SSID = PCH**




**USB3.0/2.0 Mapping Table**


USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

**USB Table**

Pair	Device
0	NC
1	USB2.0 port1
2	NC
3	NC
4	NC
5	Card reader
6	NC
7	NC
8	USB2.0 port2
9	USB2.0 port3
10	NC
11	Mini Card1
12	CAMERA
13	NC




**USB2.0 Signal Group**





**Layout Note:**  
 1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil  
 2. Length < 500mil



GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH ( PCI/USB/NVRAM )**

Size A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet 18 of 104


**SSID = PCH**

**Layout Note:**  
 DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
 DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.



Sequence:  
 S0\_PWR\_GOOD after PM\_SLP\_S3# delay 200 ms

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



<Variant Name>

**DELL Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH ( DMI/FDI/PM )**

Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
	Sheet 19	of 104



**SSID = PCH**

**S5 power rail CLKREQ#:**

PCIECLKRQ[0]#  
PCIECLKRQ[1]#  
PCIECLKRQ[2]#




EC\_SW#  
PCIE\_CLK\_LANE0#  
CLK\_PCIE\_NEW\_REQ#  
PEG\_B\_CLKRQ#  
PCIE\_CLK\_REQ5#  
PCIE\_CLK\_REQ7#  
PCIE\_CLK\_REQ6#






**S0 power rail CLKREQ#:**








PCIECLKRQ[2:1]#  
CLKOUT termination  
place close to PCH <500mil



**Layout Note:**  
place close to PCH <500mil



PCH1B	2 OF 10	
BG34 PERP1	NC	
BJ34 PERP1	NC	
AV32 PERP1	NC	
AU32 PERP1	NC	
BG34 PERP2	NC	
BF34 PERP2	NC	
BB32 PERP2	NC	
AV32 PERP2	NC	
BG36 PERP3	NC	
BJ36 PERP3	NC	
AV34 PERP3	NC	
AU34 PERP3	NC	
BF36 PERP4	WLAN	
BE36 PERP4	WLAN	
AV34 PERP4	WLAN	
BB34 PERP4	WLAN	
BG37 PERP5	NC	
BH37 PERP5	NC	
AY36 PERP5	NC	
BB36 PERP5	NC	
BG38 PERP6	LAN	
BJ38 PERP6	LAN	
AU36 PERP6	LAN	
AV36 PERP6	LAN	
BG40 PERP7	NC	
BJ40 PERP7	NC	
AY40 PERP7	NC	
BB40 PERP7	NC	
BE38 PERP8	NEW CARD	
BC38 PERP8	NEW CARD	
AV38 PERP8	NEW CARD	
AV38 PERP8	NEW CARD	



**BIOS UMA/Discrete Strap pin**

	BOARD_ID1	BOARD_ID2
PX (AMD)	0	0
DIS	0	1
UMA	1	0
Optimus (NV)	1	1

**DELL Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: A3  
Date: Tuesday, January 03, 2012

Document Number: **Enrico Caruso 14 MLK DIS**

Rev: **X02**





Sheet 20 of 104

# SSID = PCH



**Table 1.65. RTC Routing Guidelines**

Signal Name	Trace Width (W) and Spacing (S)	Stackup (MS/SL/PNL)	Total Length	Reference Figure	Notes
RTCK1 RTCK2	W = 4 mils (0.102 mm) S > 15 mils (0.381 mm)	MS	Max = 1000 mils (25.4 mm)	Figure 183	1
RTCK1 RTCK2	W = 3.5 mils (0.089 mm) S > 15 mils (0.381 mm)	SL			
RTCK1 RTCK2	W = 4.5 mils (0.114 mm) S > 15 mils (0.381 mm)	DSL			
RTCRST# SRTCST#	W = 4 mils (0.102 mm) S > 15 mils (0.381 mm)	MS	Max = 8000 mils (203.2 mm)	Figure 184 Figure 185	1, 2
RTCRST# SRTCST#	W = 3.5 mils (0.089 mm) S > 15 mils (0.381 mm)	SL			
RTCRST# SRTCST#	W = 4.5 mils (0.114 mm) S > 15 mils (0.381 mm)	DSL			

**NOTES:**  
1. Impedance Target 50 Ω ±15% for Microstrip and 50 Ω ±10% for Stripline and Dual-Stripline.  
2. RC time delay between 18 ns-25 ns must be met.



**HDA\_SYNC:**  
This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.





**Dell Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/HDA)**



Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet: 21 of 104


**SSID = PCH**



PLL ON DIE VR ENABLE	
GPI028 (PLL_ODVR_EN)	Weakly internal pull up 20k. High - Enable LOW - Disable



**Layout Note:**  
These four balls must connect to GND shared 1 Via



NCTF TEST PIN:  
A1, A2, A3, A4, A5, A6, B3, B4, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, B57, B58, B59, B60, B61, B62, B63, B64, B65, B66, B67, B68, B69, B70, B71, B72, B73, B74, B75, B76, B77, B78, B79, B80, B81, B82, B83, B84, B85, B86, B87, B88, B89, B90, B91, B92, B93, B94, B95, B96, C2, C4, C8, D1, D49, E1, E49, F1, F49

<Variant Name>


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**


Date: Tuesday, January 03, 2012 Sheet 22 of 104

**SSID = PCH**



Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to PCH EDS V1.5  
(General DC Characteristicschipset)



<Variant Name>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Friday, December 30, 2011 Sheet 23 of 104

**SSID = PCH**



Voltage Rail	Voltage (V)	Iccmax (A)
V_PROC_IO	1.05	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to PCH EDS V1.5 (General DC Characteristics chipset)

VCCSUSHDA need to be at either 3.3V or 1.5V. All the CODEC I/O Voltages need to be at the same level either 3.3 V or 1.5 V.

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size A3	Document Number: <b>Enrico Caruso 14 MLK DIS</b>	Rev: <b>X02</b>
Date: Friday, December 30, 2011	Sheet 24 of 104	



**SSID = PCH**

**PCH1H** 8 OF 10

H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK9
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	VSS104	AM7
AD26	VSS26	VSS105	AN2
AD27	VSS27	VSS106	AN29
AD33	VSS28	VSS107	AN3
AD34	VSS29	VSS108	AN31
AD36	VSS30	VSS109	AP12
AD37	VSS31	VSS110	AP19
AD38	VSS32	VSS111	AP28
AD39	VSS33	VSS112	AP30
AD4	VSS34	VSS113	AP32
AD40	VSS35	VSS114	AP38
AD42	VSS36	VSS115	AP4
AD43	VSS37	VSS116	AP42
AD45	VSS38	VSS117	AP46
AD46	VSS39	VSS118	AP8
AD8	VSS40	VSS119	AR2
AE2	VSS41	VSS120	AR48
AE3	VSS42	VSS121	AT11
AE10	VSS43	VSS122	AT13
AE12	VSS44	VSS123	AT18
AD14	VSS45	VSS124	AT22
AD16	VSS46	VSS125	AT26
AE16	VSS47	VSS126	AT28
AF19	VSS48	VSS127	AT30
AF24	VSS49	VSS128	AT32
AF26	VSS50	VSS129	AT34
AF27	VSS51	VSS130	AT39
AF29	VSS52	VSS131	AT42
AF31	VSS53	VSS132	AT46
AF38	VSS54	VSS133	AT7
AF4	VSS55	VSS134	AU24
AF42	VSS56	VSS135	AU30
AF46	VSS57	VSS136	AV16
AF5	VSS58	VSS137	AV20
AF7	VSS59	VSS138	AV24
AF8	VSS60	VSS139	AV30
AG19	VSS61	VSS140	AV38
AG2	VSS62	VSS141	AV4
AG31	VSS63	VSS142	AV43
AG48	VSS64	VSS143	AV8
AH11	VSS65	VSS144	AW14
AH3	VSS66	VSS145	AW18
AH36	VSS67	VSS146	AW2
AH39	VSS68	VSS147	AW22
AH40	VSS69	VSS148	AW26
AH42	VSS70	VSS149	AW28
AH46	VSS71	VSS150	AW32
AH7	VSS72	VSS151	AW34
AJ19	VSS73	VSS152	AW36
AJ21	VSS74	VSS153	AW40
AJ24	VSS75	VSS154	AW48
AJ33	VSS76	VSS155	AV11
AJ34	VSS77	VSS156	AY12
AK12	VSS78	VSS157	AY22
AK3	VSS79	VSS158	AY28

PANTHER-GP-NF  
71.PANTH.00U



**PCH1I** 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BF10	VSS199	VSS299	T37
BF12	VSS200	VSS300	T4
BF16	VSS201	VSS301	W34
BF20	VSS202	VSS302	T46
BF22	VSS203	VSS303	T47
BF24	VSS204	VSS304	T8
BF26	VSS205	VSS305	V11
BF28	VSS206	VSS306	V17
BF3	VSS207	VSS307	V26
BF30	VSS208	VSS308	V27
BF38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V39
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W17
BG8	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH15	VSS218	VSS318	W27
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	Y12
H10	VSS221	VSS321	Y38
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y46
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	BG29
BH43	VSS227	VSS327	N24
D3	VSS228	VSS328	A13
D12	VSS229	VSS329	AD47
D16	VSS230	VSS330	B43
D18	VSS231	VSS331	BE10
D22	VSS232	VSS332	BG41
D24	VSS233	VSS333	G14
D26	VSS234	VSS334	H16
D30	VSS235	VSS335	T36
D32	VSS236	VSS336	BG22
D34	VSS237	VSS337	BG24
D38	VSS238	VSS338	C22
D42	VSS239	VSS339	AP13
D4	VSS240	VSS340	M14
E18	VSS241	VSS341	AP3
E26	VSS242	VSS342	AP1
G18	VSS243	VSS343	BE16
G20	VSS244	VSS344	BC16
G26	VSS245	VSS345	BG28
G28	VSS246	VSS346	B128
G36	VSS247		
G48	VSS248		
H12	VSS249		
H18	VSS250		
H22	VSS251		
H24	VSS252		
H26	VSS253		
H30	VSS254		
H32	VSS255		
H34	VSS256		
F3	VSS257		
	VSS258		

PANTHER-GP-NF  
71.PANTH.00U



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH ( VSS )**

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 25 of 104	


(Blanking)

<Variant Name>



Title **Reserved**


Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 26	of 104



SSID = KBC

PCB VER AD (GPIO1)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

MODEL_ID_DET(GPIO7)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
DY14_LUMA	100.0K	10.0K(64.10025.GD1)	3.0V
DY14_LDS	100.0K	20.0K(64.20025.GD1)	2.75V
DY15_LUMA with HDMI	100.0K	33.0K(64.33025.GD1)	2.48V
DY15_LUMA without HDMI	100.0K	47.0K(64.47025.GD1)	2.24V
TBD	100.0K	64.9K(64.64925.GD1)	2.0V
TBD	100.0K	76.8K(64.76825.GD1)	1.87V
TBD	100.0K	100.0K(64.10035.GD1)	1.65V
TBD	100.0K	143.0K(64.14335.GD1)	1.358V
TBD	100.0K	174.0K(64.17435.GD1)	1.204V
TBD	100.0K	215.0K(64.21535.GD1)	1.048V



Layout Note:  
Need very close to EC

Layout Note:  
Need very close to EC

Layout Note:  
Need very close to EC

Layout Note:  
Connect GND and AGND planes via either OR resistor or connect directly.

Power Switch Logic(PSL)

KBC CLK EMI

EC GPIO standard PH/PL

SPI Shared Flash ROM

Variant Name=

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: KBC Nuoton NPCE795  
Rev: X02

Doc: KBC Nuoton NPCE795  
Rev: X02

Date: 10/25/12, January 05, 2012  
Sheet: 27 of 104

**SSID = Thermal**

### Thermal sensor NCT7718W




ALERT# /T CRIT#  
Pull-up Resistor


R5	77°C	87°C	97°C	107°C	117°C
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T\_CRIT temperature strapping point


Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing. and route has to be away from the high noise area.  
Put the C2807 2200pF to close the NCT7718W



### Fan controller G991




For linear FAN  
74.03940.A71  
2nd = 74.02793.A31  
3rd = 74.00991.031





20.F1716.003  
2nd = 20.D0246.103  
83.R5003.C8F  
2nd = 83.R5003.G8H  
3rd = 83.R5003.H8H  
4th = 83.5R003.08F

### VGA Thermal sensor P2800




Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.

X02-0311 Add R2816& R2817 to  
option VGA\_THRM  
and DY the circuit



84.07002.I31  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31



$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Thermal P2800/Fan Controller P2793**


Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	Enrico Caruso 14 MLK DIS	X02

Sheet 28 of 104

**SSID = AUDIO**



71.04213.003



Depop sound

<Variant Name>

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
			<b>Audio Codec CS4213D</b>
Title	Document Number		Rev
	<b>Enrico Caruso 14 MLK DIS</b>		<b>X02</b>
Date: Tuesday, January 03, 2012	Sheet	29	of 104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 30	of 104

# LAN CHIP

60 mils  
**L3101**  
 IND-4D7UH-192-GP  
**68.4R750.20C**  
 2nd = 68.4R71G.10G  
 3rd = 68.4R71E.10R

40 mils

**GIGAGIGAGIGA**

**RTL8105E-VD : 71.08105.B03**  
**RTL8111F : 71.08111.N03**


**82.30020.D41**  
 2nd = 82.30020.G71  
 3rd = 82.30020.G61

**84.02130.031**  
 2nd = 84.00102.031  
 3rd = 84.03413.A31

**84.07002.I31**  
 2nd = 84.2N702.W31  
 3rd = 84.2N702.J31

**Q3101**  
 PMBS3904-1-GP  
**84.03904.L06**  
 2nd = 84.03904.P11

**84.03904.L06**  
 2nd = 84.03904.P11






<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>LOM</b>		Rev	<b>X02</b>
Size	Document Number	<b>Enrico Caruso 14 MLK DIS</b>		
A3				
Date:	Tuesday, January 03, 2012	Sheet	31	of 104

SSID = SDIO



X02 1229  
changed R3206, R3207 to short pad,  
removed TR3201 CMC footprint



(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 33 of 104	

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 34	of 104



(Blanking)

<Variant Name>




Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 35	of 104


**SSID = Reset.Suspend**



**ROSA Run Power**




**Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation**




**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31

**Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK**




**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31

**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31




**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31




X02-0303 change 0R to short pad

**Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK**



**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31

**Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK**



**73.01G08.EHG**  
2nd = 73.7SZ08.EAH  
3rd = 73.7SZ08.DAH  
4th = 73.01G08.L04

**84.07002.I31**  
2nd = 84.2N702.W31  
3rd = 84.2N702.J31

SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55 f 200mV and the edge must be monotonic

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **S3 Reduction Circuit**


Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Sheet 37	of 104	

SSID = PWR.Support

# DCin CONN



X00 remove PR3812 PQ3803



83.P6SBM.DAG  
2nd = 83.P6SMB.JAG  
3rd = 83.P6SMB.CAG

PU3801  
AO4407AL-GP  
Id = -10A  
Qg = -22nC  
Rdson = 14~30mohm

84.04407.G37  
2nd = 84.03604.A37

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN Jack**

Size: A3	Document Number: <b>Enrico Caruso 14 MLK DIS</b>	Rev: X01
Date: Tuesday, January 03, 2012	Sheet: 38	of: 104

**SSID = PWR.Support**


### Batt Connector



**20.81507.009**  
**2nd = 20.81642.009**  
**3rd = 20.81684.009**

For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Variant Name>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT CONN**

Size: A3	Document Number: Enrico Caruso 14 MLK DIS	Rev: X01
Date: Tuesday, January 03, 2012	Sheet: 39	of: 104

# SSID = Charger

EE need pull high and net name



EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

PR4034 can dummy if you use external 10mW

Charger Current=1.4~3.6A

Variant Name:

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CHARGER BQ24707**

Size: Custom Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X01**

Date: Tuesday, January 03, 2012 Sheet 40 of 104



SSID = PWR.Plane.Regulator\_5v3p3v



PU4101  
Main source FDMS3604 (84.00033.037)

Design Current = 16A  
25.1A<OCP< 29.3A

77.53371.16L  
2nd = 77.93371.011

80.22715.39L  
2nd = 77.22271.27L

Design Current=6.12A  
9.62A<OCP>11.37A

84.00412.037  
2ND = 84.06884.A37

68.2R210.20B  
2ND = 68.2R21B.10J

77.53371.16L  
2nd = 77.93371.011

84.00406.037  
2nd = 84.08878.A30

74.51225.073

84.00033.037  
2nd = 84.06920.037

68.1R510.10J  
2ND = 68.1R51A.10E

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

I/P cap: CHIP CAP C 10U 25V K0805 X5R/78.10622.51L  
Inductor: 2.2U PCMC063T-2R22N Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
O/P cap: CHIP CAP POL 330U6.3V M6.3\*5.7 15mOhm / 77.53371.04L  
H/S: SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037  
L/S: SI7716ADN-T1-GE3 / 13.5mOhm/16.5mOhm@4.5Vgs / 84.07716.037


I/P cap:10U 25V K0805 X5R/ 78.10622.51L  
Inductor: 1.50UH PCMC104T-1R5 Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J  
O/P cap: 320U 6.3V PSLV03227W 25mohm 2.236Arms NEC TOKIN/77.53371.00L  
O/P cap: CHIP CAP POL 330U6.3V M6.3\*5.7 15mOhm / 77.53371.04L  
H/S,L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

**SSID = CPU.Regulator**

Note:  
 VT1318M  
 For P/N 74.01318.073, plz use 30 pcs of MLCC(22uF).  
 For the next version(in September mid.), it can reduce the MLCC to 26 pcs.

Volterra's suggestion:  
 VCC 26x22uF for 2-PHASE VCC  
 VCCA\_XG 23x22uF for 1-PHASE VCCA\_XG

Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm





~Variant Name~


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1318 CPU CORE(1/3)**

Size: A2 Document Number: **Erico Caruso 14 MLK DIS** Rev: **X01**

Date: Tuesday, January 03, 2012 Sheet: 42 of 104





**Layout Note:**  
Close to PU4401


Design current = 22A

<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File	Document Number	Rev
Size A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X01</b>
Date: Tuesday, January 03, 2012	Sheet 44	of 104

SSID = PWR.Plane.Regulator\_1p05v\_pch/vccp\_cpu

# TPS51219 for 1D05V\_PCH/VCCP\_CPU



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 1.50UH PCMC104T Cytntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: 330U2V EEFSX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01  
 H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037  
 L/S: SiR166DP / 0.32mohm/0.4mOhm@4.5Vgs/ 84.00166.037

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


**DELL**

Title: **TPS51219 1D05V\_PCH/VCCP\_CPU**

Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: X01

Date: Tuesday, January 03, 2012 Sheet 45 of 104

**SSID = PWR.Plane.Regulator 1p5v0p75v**





State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	PR4608	Frequency	Discharge Mode
	200k ohm	400kHz	Tracking Discharge
	100k ohm	300kHz	
	68k ohm	300kHz	Non-tracking Discharge
	47k ohm	400kHz	

I/P cap:10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M Cyntec 3mohm/3.3mohm Isat =28Arms68.1R01C.10Q  
 O/P cap: CHIP CAP 470UF 2V EEF5X0D471X 6mOhm 3.5Arm/Panasonic/79.47719.2BL  
 H/S./L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	



<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51216 +1.5V SUS**


Size: Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X01**

Date: Tuesday, January 03, 2012 Sheet: 46 of 104

SSID = PWR.Plane.Regulator\_1p8v

# APL5930 for 1D8V\_S0


+1.8V\_RUN  
Design current = 1.086A



<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>APL5930 1D8V S0</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X01</b>
Date: Tuesday, January 03, 2012	Sheet 47	of 104

# APL5916 for VCCSA





<Variant Name>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
			<b>APL5916 VCCSA</b>		
Title	Document Number			Rev	
Size	Enrico Caruso 14 MLK DIS			X01	
Date:	Tuesday, January 03, 2012			Sheet 48 of 104	





# SSID = VIDEO



X02 0103  
remove R4903, R4904 co-lay position


Close to LVDS connector



For EMI request


# SSID = Inverter

## INVERTER POWER



# SSID = VIDEO

## LCD POWER






<-Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


File			LCD Connector		
Size	Document Number		Rev		
A3	84.00144.111		X02		
Date:	Tuesday, January 03, 2012		Sheet		49 of 104

# SSID = VIDEO





AFTP501	1	5V_CRT_S0
AFTP502	1	DDC_DATA_CON
AFTP503	1	DDC_CLK_CON
AFTP504	1	CRT_R
AFTP505	1	CRT_G
AFTP506	1	CRT_B
AFTP507	1	JVGA_HS
AFTP508	1	JVGA_VS

11/29 change CRT1 to 20.20927.015





## Layout Note:

- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



## Hsync & Vsync level shift



CLOSE TO TRANSFORMER

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	Enrico Caruso 14 MLK DIS	X02
	Sheet 50 of 104	

**SSID = VIDEO**

# HDMI Level Shifter & CONNECTOR

## HDMI CONN

X02 1229

HDMI\_CLK\_R\_C 1 R5101 2 HDMI\_CLK\_R\_C\_CON 0R0402-PAD  
 HDMI\_DATA1\_R\_C 1 R5106 2 HDMI\_DATA1\_R\_C\_CON 0R0402-PAD

HDMI\_CLK\_R\_C# 1 R5102 2 HDMI\_CLK\_R\_C#\_CON 0R0402-PAD  
 HDMI\_DATA1\_R\_C# 1 R5105 2 HDMI\_DATA1\_R\_C#\_CON 0R0402-PAD

changed R5101,R5102 to short pad, removed TR5101 CMC footprint





changed R5105,R5106 to short pad, removed TR5103 CMC footprint

HDMI\_DATA0\_R\_C 1 R5104 2 HDMI\_DATA0\_R\_C\_CON 0R0402-PAD  
 HDMI\_DATA2\_R\_C 1 R5108 2 HDMI\_DATA2\_R\_C\_CON 0R0402-PAD

HDMI\_DATA0\_R\_C# 1 R5103 2 HDMI\_DATA0\_R\_C#\_CON 0R0402-PAD  
 HDMI\_DATA2\_R\_C# 1 R5107 2 HDMI\_DATA2\_R\_C#\_CON 0R0402-PAD

changed R5103,R5104 to short pad, removed TR5102 CMC footprint

changed R5107,R5108 to short pad, removed TR5104 CMC footprint



### Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mills (25.4 mm).  
 The total delay on CTRLDATA should be longer than CTRLCLK.

<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size A3	Document Number	Rev
Enrico Caruso 14 MLK DIS		X02
Date: Tuesday, January 03, 2012	Sheet 51 of	104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011	Sheet 52 of	104

(Blanking)

<Variant Name>



Title		
<b>LVDS Switch</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 53 of	104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 54	of 104

SSID = User.Interface

(Blanking)


<Variant Name>




Title		
<b>ITP/Fan Connector</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 55	of 104

**SSID = SATA**

# SATA HDD Connector






Close to HDD1





# ODD Connector

## SATA Zero Power ODD



Current limit  
Active High  
typ => 2.5A

When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON



<Variant Name>



SSID = ESATA

(Blanking)

<Variant Name>




Title **ESATA**

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 57 of 104
---------------------------------	-----------------

# Speaker Connector



X02 1229  
 change EC5801 EC5802 EC5803  
 EC5804 to 1000P cap for EMI request  
 X02 1230  
 stuff EC5801 EC5802 EC5803  
 EC5804 for EMI request


20.F0765.004  
 2nd = 20.F1426.004

- AFTP5801 1 AUD\_SPK L-
- AFTP5802 1 AUD\_SPK L+
- AFTP5803 1 AUD\_SPK R-
- AFTP5804 1 AUD\_SPK R+





**SSID = LOM**

# LAN Transformer

Giga Main: 68.IH106.30C  
 Giga 2ND: 68.05009.30A  
 10/100 Main: 68.HH085.301



0722 : change to gas tube



<Variant Name>


**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**



Size: A3	Document Number: Enrico Caruso 14 MLK DIS	Rev: X02
Date: Tuesday, January 03, 2012	Sheet: 59	of: 104

SSID = Flash.ROM

SPI Flash ROM(8M) for PCH






SSID = RBATT




VccRTC is now connected to VccDSW3\_3 through the Schottky diode instead of the 3.3V Sus well.

**SSID = USB**



X02 1230  
removed R6102,R6103 co-lay position



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size	Document Number	Rev
	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Tuesday, January 03, 2012	Sheet 61 of	104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 62 of	104

SSID = User.Interface

(Blanking)

<Variant Name>



Title		
<b>Bluetooth</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 63	of 104

(Blanking)

<Variant Name>




Title			<b>RESERVED</b>		
Size	Document Number	Date: Friday, December 30, 2011		Sheet	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	104		64	X02




**SSID = Wireless**

# Mini Card Connector(802.11a/b/g)



**20.F1743.052**  
**2nd = 62.10043.A51**  
**3rd = 62.10043.H01**



X02 1229  
 changed R6505,R6506 to short pad,  
 removed TR6501 CMC footprint

<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title  
**MINICARD(WLAN)/ITP CONN**

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Tuesday, January 03, 2012	Sheet 65 of 104	

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 66	of 104

(Blanking)



<Variant Name>




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 67	of 104

**SSID = User.Interface**


**FRONT POWER LED**




**SATA HDD LED(White)**




**Battery LED2(WHITE\_LED)**



**Battery LED1(AMBER\_LED)**




**Wireless LED**



Place EC6806 near LED2

**Power button**




<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**


Size A3	Document Number	Rev
Date: Tuesday, January 03, 2012	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Sheet 68	of 104	

**SSID = KBC**




**20.K0592.030**  
**2nd = 20.K0621.030**  
**3rd = 20.K0565.030**


**SSID = User.Interface**



**CAP LED CONTROL**




**84.00143.M11**  
**2nd = 84.02143.011**  
**3rd = 84.00143.N11**



**SSID = Touch.Pad**

**TouchPad Connector**



**20.K0464.004**  
**2nd = 20.K0341.004**

<Variant Name>




Title			<b>Key Board/Touch Pad</b>		
Size	Document Number				Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>				<b>X02</b>
Date:	Tuesday, January 03, 2012	Sheet	69	of	104

(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Hall Sensor</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 70 of	104



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Debug connector**

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Tuesday, January 03, 2012	Sheet 71	of 104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011	Sheet 72 of	104






(Blanking)

<Variant Name>




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011	Sheet 73 of	104

**SSID = SDIO**



SSID = ExpressCard

<Variant Name>

			<b>Wistron Corporation</b>		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Express Card</b>					
Size	Document Number				Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>				X02
Date:	Friday, December 30, 2011	Sheet	75	of	104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 76	of 104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Friday, December 30, 2011	Sheet 77 of 104	

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011	Sheet 78	of 104

SSID = User.Interface

(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Free Fall Sensor</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011		Sheet 79 of 104

(Blanking)

<Variant Name>



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 80	of 104



(Blanking)


<Variant Name>




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	X02
Date: Friday, December 30, 2011		Sheet 81 of 104

**SSID = USB**


X02 1230  
removed R8203,R8204 co-lay position



X02 1230  
removed R8201,R8202 co-lay position





IOBD1 is for USB board



**SSID = Audio**

IOBD2 is for Audio board





<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**


Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet 82 of 104



AA22	PEX_IOVDD	AA23	PEX_IOVDD
AA24	PEX_IOVDD	AA25	PEX_IOVDD
AA26	PEX_IOVDD	AA27	PEX_IOVDD
AA10	PEX_IOVDD0	AA11	PEX_IOVDD0
AA12	PEX_IOVDD0	AA13	PEX_IOVDD0
AA18	PEX_IOVDD0	AA19	PEX_IOVDD0
AA20	PEX_IOVDD0	AA21	PEX_IOVDD0
AA22	PEX_IOVDD0	AA23	PEX_IOVDD0
AA24	PEX_IOVDD0	AA25	PEX_IOVDD0
AA26	PEX_IOVDD0	AA27	PEX_IOVDD0
AA8	PEX_PLL_HVDD	AA9	PEX_PLL_HVDD
AA8	PEX_SVDD_3V3	AA9	PEX_SVDD_3V3
AE17	PEX_TX8	AE18	PEX_TX8#
AE19	PEX_RX8	AE20	PEX_RX8#
AE19	PEX_TX9	AE20	PEX_TX9#
AE19	PEX_RX9	AE20	PEX_RX9#
AE19	PEX_TX10	AE20	PEX_TX10#
AE19	PEX_RX10	AE20	PEX_RX10#
AE20	PEX_TX11	AE21	PEX_TX11#
AE18	PEX_RX11	AE19	PEX_RX11#
AE21	PEX_TX12	AE22	PEX_TX12#
AE18	PEX_RX12	AE19	PEX_RX12#
AE23	PEX_TX13	AE24	PEX_TX13#
AE18	PEX_RX13	AE19	PEX_RX13#
AE24	PEX_TX14	AE25	PEX_TX14#
AE24	PEX_RX14	AE25	PEX_RX14#
AE21	PEX_TX15	AE22	PEX_TX15#
AE24	PEX_RX15	AE25	PEX_RX15#
GF19	PEX_TERM	GF17	PEX_TERM


4 PEG\_TXP[0..7] >>> PEG\_RXP[0..7] 4  
 4 PEG\_TXN[0..7] >>> PEG\_RXN[0..7] 4



88.89 FBA\_D[83..0]

VGA1B		
FBA_D0	E18	FBA_D0
FBA_D1	E18	FBA_D1
FBA_D2	E16	FBA_D2
FBA_D3	E17	FBA_D3
FBA_D4	D20	FBA_D4
FBA_D5	D21	FBA_D5
FBA_D6	F20	FBA_D6
FBA_D7	E21	FBA_D7
FBA_D8	D16	FBA_D8
FBA_D9	D15	FBA_D9
FBA_D10	E14	FBA_D10
FBA_D11	E13	FBA_D11
FBA_D12	C13	FBA_D12
FBA_D13	B13	FBA_D13
FBA_D14	E13	FBA_D14
FBA_D15	D13	FBA_D15
FBA_D16	B15	FBA_D16
FBA_D17	C16	FBA_D17
FBA_D18	A13	FBA_D18
FBA_D19	A15	FBA_D19
FBA_D20	B18	FBA_D20
FBA_D21	A18	FBA_D21
FBA_D22	A19	FBA_D22
FBA_D23	C19	FBA_D23
FBA_D24	B24	FBA_D24
FBA_D25	C23	FBA_D25
FBA_D26	A25	FBA_D26
FBA_D27	A24	FBA_D27
FBA_D28	A21	FBA_D28
FBA_D29	B21	FBA_D29
FBA_D30	C20	FBA_D30
FBA_D31	C21	FBA_D31
FBA_D32	R22	FBA_D32
FBA_D33	R24	FBA_D33
FBA_D34	T22	FBA_D34
FBA_D35	R23	FBA_D35
FBA_D36	N25	FBA_D36
FBA_D37	N26	FBA_D37
FBA_D38	N23	FBA_D38
FBA_D39	N24	FBA_D39
FBA_D40	V22	FBA_D40
FBA_D41	V23	FBA_D41
FBA_D42	V24	FBA_D42
FBA_D43	U22	FBA_D43
FBA_D44	V24	FBA_D44
FBA_D45	A24	FBA_D45
FBA_D46	V22	FBA_D46
FBA_D47	A24	FBA_D47
FBA_D48	A27	FBA_D48
FBA_D49	A25	FBA_D49
FBA_D50	A26	FBA_D50
FBA_D51	A25	FBA_D51
FBA_D52	A27	FBA_D52
FBA_D53	A26	FBA_D53
FBA_D54	W26	FBA_D54
FBA_D55	U25	FBA_D55
FBA_D56	R26	FBA_D56
FBA_D57	T25	FBA_D57
FBA_D58	N27	FBA_D58
FBA_D59	R27	FBA_D59
FBA_D60	V26	FBA_D60
FBA_D61	V27	FBA_D61
FBA_D62	W27	FBA_D62
FBA_D63	W25	FBA_D63

GF119	NC	FB_CLAMP
GF117		




FBA_CMD0	C27	FBA_CMD0	88
FBA_CMD1	C26	FBA_CMD1	88
FBA_CMD2	F24	FBA_CMD2	88
FBA_CMD3	D24	FBA_CMD3	88
FBA_CMD4	D27	FBA_CMD4	88
FBA_CMD5	D26	FBA_CMD5	88
FBA_CMD6	F25	FBA_CMD6	88
FBA_CMD7	F28	FBA_CMD7	88
FBA_CMD8	G24	FBA_CMD8	88
FBA_CMD9	G24	FBA_CMD9	88
FBA_CMD10	G23	FBA_CMD10	88
FBA_CMD11	G24	FBA_CMD11	88
FBA_CMD12	F27	FBA_CMD12	88
FBA_CMD13	G25	FBA_CMD13	88
FBA_CMD14	G26	FBA_CMD14	88
FBA_CMD15	G26	FBA_CMD15	88
FBA_CMD16	M24	FBA_CMD16	88
FBA_CMD17	M23	FBA_CMD17	88
FBA_CMD18	K24	FBA_CMD18	88
FBA_CMD19	M27	FBA_CMD19	88
FBA_CMD20	M25	FBA_CMD20	88
FBA_CMD21	M26	FBA_CMD21	88
FBA_CMD22	K26	FBA_CMD22	88
FBA_CMD23	M25	FBA_CMD23	88
FBA_CMD24	J23	FBA_CMD24	88
FBA_CMD25	F24	FBA_CMD25	88
FBA_CMD26	J25	FBA_CMD26	88
FBA_CMD27	J24	FBA_CMD27	88
FBA_CMD28	K27	FBA_CMD28	88
FBA_CMD29	J25	FBA_CMD29	88
FBA_CMD30	J27	FBA_CMD30	88
FBA_CMD31	J26	FBA_CMD31	88

FBA_DBG0	F22	FBA_DBG0	88
FBA_DBG1	J22	FBA_DBG1	88
FBA_CLK0	D24	FBA_CLK0	88
FBA_CLK0#	G25	FBA_CLK0#	88
FBA_CLK1	M22	FBA_CLK1	88
FBA_CLK1#	M22	FBA_CLK1#	88

FBA_WCK1	D18	FBA_WCK1	88
FBA_WCK1#	D18	FBA_WCK1#	88
FBA_WCK2	D17	FBA_WCK2	88
FBA_WCK2#	D17	FBA_WCK2#	88
FBA_WCK3	D16	FBA_WCK3	88
FBA_WCK4	F24	FBA_WCK4	88
FBA_WCK4#	F24	FBA_WCK4#	88
FBA_WCK5	U24	FBA_WCK5	88
FBA_WCK6	U24	FBA_WCK6	88
FBA_WCK6#	U24	FBA_WCK6#	88
FBA_WCK67	V25	FBA_WCK67	88
FBA_WCK67#	V25	FBA_WCK67#	88


GF119	FB_PLLAVDD
GF117	FB_PLLAVDD

30ohm@1.00MHZ ( ESR=0.01ohm)



88M8G3001H40-GP  
 CHIP BEAD ELM18G3001H40 MURATA  
**OPS**  
**68.00084.H41**  
**2nd = 68.00376.041**  
 Near GPU.

VGA1D		
FBVDD0	B26	FBVDD0
FBVDD0	C25	FBVDD0
FBVDD0	F23	FBVDD0
FBVDD0	F14	FBVDD0
FBVDD0	E14	FBVDD0
FBVDD0	G14	FBVDD0
FBVDD0	G15	FBVDD0
FBVDD0	G16	FBVDD0
FBVDD0	G18	FBVDD0
FBVDD0	G19	FBVDD0
FBVDD0	G20	FBVDD0
FBVDD0	G21	FBVDD0
FBVDD0	H24	FBVDD0
FBVDD0	H26	FBVDD0
FBVDD0	J21	FBVDD0
FBVDD0	K21	FBVDD0
FBVDD0	L22	FBVDD0
FBVDD0	L24	FBVDD0
FBVDD0	L26	FBVDD0
FBVDD0	M21	FBVDD0
FBVDD0	M21	FBVDD0
FBVDD0	R21	FBVDD0
FBVDD0	T21	FBVDD0
FBVDD0	W21	FBVDD0








Under GPU  
 Near GPU


88 FBA_DQM0	D19	FBA_DQM0
88 FBA_DQM1	D14	FBA_DQM1
88 FBA_DQM2	C17	FBA_DQM2
88 FBA_DQM3	C22	FBA_DQM3
88 FBA_DQM4	F24	FBA_DQM4
88 FBA_DQM5	W24	FBA_DQM5
88 FBA_DQM6	A25	FBA_DQM6
88 FBA_DQM7	U25	FBA_DQM7
88 FBA_DQS_WP0	E19	FBA_DQS_WP0
88 FBA_DQS_WP1	C15	FBA_DQS_WP1
88 FBA_DQS_WP2	B16	FBA_DQS_WP2
88 FBA_DQS_WP3	R25	FBA_DQS_WP3
88 FBA_DQS_WP4	F24	FBA_DQS_WP4
88 FBA_DQS_WP5	W23	FBA_DQS_WP5
88 FBA_DQS_WP6	A26	FBA_DQS_WP6
88 FBA_DQS_WP7	T26	FBA_DQS_WP7
88 FBA_DQS_RN0	F19	FBA_DQS_RN0
88 FBA_DQS_RN1	C14	FBA_DQS_RN1
88 FBA_DQS_RN2	A16	FBA_DQS_RN2
88 FBA_DQS_RN3	A22	FBA_DQS_RN3
88 FBA_DQS_RN4	P25	FBA_DQS_RN4
88 FBA_DQS_RN5	W22	FBA_DQS_RN5
88 FBA_DQS_RN6	A27	FBA_DQS_RN6
88 FBA_DQS_RN7	T27	FBA_DQS_RN7

TPAD14-OP-GP TP8416	D23	FB_VREF_PROBE
---------------------	-----	---------------



LVDS



1.05V +/- 3%  
150mA  
(See NV DG)  
100V\_VGA\_50







I2CA=>CRT, I2CC=>LVDS.






Hynix:72.52G63.A0U (HT31PSAA)  
Samsung:72.42164.D0U (JF0F28AA)

Strap Pin Nmae	Strap mapping	Resistance	Polarity(Samsung@+)	Polarity(Hynix@+)
ROM_SCLK	SMB_ALT_ADDR	10K ohm	pull down to GND	pull down to GND
ROM_SI	SUB_VENDOR	10K ohm	pull down to GND if no VBIOS ROM	pull down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10K ohm	pull down to GND(no display)	pull down to GND(no display)
STRAP0	RAM_CFG[0]	10K ohm	pull down to GND	pull down to GND
STRAP1	RAM_CFG[1]	10K ohm	pull up to 3.3V	pull up to 3.3V
STRAP2	RAM_CFG[2]	10K ohm	pull down to GND	pull up to 3.3V
STRAP3	RAM_CFG[3]	10K ohm	pull up to 3.3V	pull down to GND
STRAP4	PCIE_MAX_SPEED	10K ohm	pull down to GND	pull down to GND



N13x GPUs do not support CEC. Leave the CEC pin as NC




**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU DPPWR/GND(5/5)**

Size A3 Document Number **Enrico Caruso 14 MLK DIS** Rev **X02**

Date: Tuesday, January 03, 2012 Sheet 87 of 104





**MODE D**

**GF1XX SDDR3 CMD MAPPING**






CMD0	0-31	32-63
CMD1	CSO*	
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16	CSO*	
CMD17		
CMD18	ODT	
CMD19	CKE	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
CMD31		

\* A15 is not required for any x16 device, even up to 4Gb density  
 \* A15 is only needed if we support x8 configurations, and only at 4Gb

DG requires 4x0.1uF and 8x1.0uF per VRAM chip







**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU VRAM3,4 (2/4)**

Size: Custom    Document Number: **Enrico Caruso 14 MLK DIS**    Rev: **X02**

Date: Tuesday, January 03, 2012    Sheet: 89 of 104

(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM5,6 (3/4)</b>			
Size	Document Number	Rev	
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>	
Date:	Friday, December 30, 2011	Sheet 90	of 104


(Blanking)

<Variant Name>



Title		
<b>GPU-VRAM7,8 (4/4)</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date:	Friday, December 30, 2011	Sheet 91 of 104

V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.9000V	0	0	0	0	1	1	0




Please confirm with H/W for resistor pull high and pull GND

Please confirm on H/W side whether have resistor pull high and pull GND by 100 ohm

Design Current = 25A  
OCP>31A

### 3D3V\_S0 to 3D3V\_VGA\_S0 Transfer




dGPU mode	DGPU_PWR_EN#
IGPU	H
IGPU with BACQ	L

NV do not need 1.8V


### 1D5V\_VGA\_S0

change low Rds(on) MOSFET



### 1D05V\_VGA\_S0

3D3V\_VGA\_S0 should ramp-up before VGA\_Core  
 VGA\_Core should ramp-up before 1D5V\_VGA\_S0  
 1D5V\_VGA\_S0 should ramp-up before 1D05V\_VGA\_S0



<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**

Doc Number: **Enrico Caruso 14 MLK DIS**

Date: Tuesday, January 03, 2012 Sheet: 93 of 104


(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>LVDS Switch</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 94 of	104

(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Switch</b>			
Size	Document Number	Rev	
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>	
Date:	Friday, December 30, 2011	Sheet	95 of 104

SSID = SDIO

(Blanking)


<Variant Name>




Title		
<b>TOUCH PANEL</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
Date: Friday, December 30, 2011	Sheet 96	of 104



# SSID = Mechanical



# SSID = EMI



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **UNUSED PARTS/EMI Capacitors**

Size A3	Document Number	Rev
Date: Friday, December 30, 2011	<b>Enrico Caruso 14 MLK DIS</b>	<b>X02</b>
	Sheet 97 of 104	

# Chief River Platform Power Sequence

## (AC mode)

Red Words: Controlled by EC GPIO






Not floating.

Press the power button status

This signal has no internal pull-up resistor and has no protection if no de-bounce on the input.


**Td**  
VREF must be powered up before Vaux1\_1 or after Vaux1\_2 within 0.7 V. Also, VREF must power down after Vaux1\_2 or before Vaux1\_3 within 0.7 V.



This signal represents the Power Good for all the non-CPU and non-graphic power rails.

## (DC mode)



Red Words: Controlled by EC GPIO



Press the power button status


This signal has no internal pull-up resistor and has no protection if no de-bounce on the input.

**Td**  
VREF must be powered up before Vaux1\_1 or after Vaux1\_2 within 0.7 V. Also, VREF must power down after Vaux1\_2 or before Vaux1\_3 within 0.7 V.




This signal represents the Power Good for all the non-CPU and non-graphic power rails.

### N13M-GS Power-Up/Down Sequence





For power-down, reversing the ramp-up sequence is recommended.

# DV14 MLK Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: **-8** ~ **13**




<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


**Power Block Diagram**

Title	<b>Power Block Diagram</b>		Rev	X02
Size	Document Number			
A3	<b>Enrico Caruso 14 MLK DIS</b>			
Date: Friday, December 30, 2011	Sheet 100 of 104			


# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



<Variant Name>

VERSION	DATA	PAGE	Change Item
	11/03	92	change PU9201 pin24 from 5V_S0 to 5V_S5 to avoid 5V_S0 leakage issue
	11/03	92	change PR9219 from 10K to 0ohm and DY PC9201 to adjust VGA_CORE sequence
	11/03	93	change PR9314 from 470 ohm to 220ohm to adjust 3D3V_VGA_S0 power down sequence
	11/08	40	change PC4010 from 78.47422.2QL to 78.47422.2BL to correct wistron Part number
	11/08	86	change VGA strap pin follow NV FAE suggest
	11/08	42	change PR4120 from 10K to 9.76K to adjust 5V_S5 from 5.0V to 5.07V
	11/09	36	change R3605 from 10K to 0 ohm,R3607 and R3630 from 10K to 100K, C3610 from 0.01 uF to 0.047 uF to adjust 3D3V_S0, 5V_S0 and 1D5V_S0 power sequence
	11/09	17	change RN1703 from 33 ohm to 22 ohm to solve CRT HSYNC and VSYNC rise and fail time issue
	11/09	50	change L5001 L5002 L5003 to 68.00084.931 to solve CRT RGB rise and fall time fail issue
	11/09	40 38 97	stuff EC4002,EC9709,EC9701,EC9705,EC9708,EC9702,EC9703,EC9704,EC9738,EC9710,EC4001,EC9707,EC9713,EC9715,EC9716,EC9720,EC9718,EC9712,EC9714,PC4120,EC9717,EC9719,EC9722,PC3801,EC9706,SPR1,SPR3,SPR4 for EMI request
	11/09	27	change R2724 from 10K to 20K for PCB version change
	11/09	86	change ROM_SLK_D4 to SMB_ALT_ADDR follow NV Design Guide
	11/09	86	change ROM_SO_C4 to VGA_DEVICE follow NV Design Guide
	11/09	86	change ROM_SL_D3 to SUB_VENDOR follow NV Design Guide
	11/09	86	change STRAP0_STRAP3 to RAM_CFG[0]_RAM_CFG[3] follow NV Design Guide
	11/09	86	change STRAP4 to PCIE_MAX_SPEED follow NV Design Guide
	11/10	22 83	dummy R8319 R8307 R2205 stuff U8301 and add R2202 to pull high DGPU_HOLD_RST# to 3D3V_S0 follow NV FAE suggest
	11/10	21	seperate RN2203 to R2205 and R2206 for bom control
	11/11	41	change PR4102 from 51K to 61.9K to set 5V OCP
	11/11	41	change PR4101 from 120K to 91K to set 3.3V OCP
	11/11	42	change PR4236 from 1.78K to 2.05K for CPU Loadline adjustment
	11/11	42	change PR4264 from 20K to 18.2K for CPU Loadline adjustment
	11/11	42	change PR4239 from 0 ohm to 191 ohm for GFX Loadline adjustment
	11/11	42	change PR4249 from 7.87K to 7.5K for GFX Loadline adjustment
	11/11	46	change PR4602 from 52.3K to 80.6K to Set 1.5V OCP
	11/11	92	change PR9238 from 133K to 196K and PR9225 from 3.83K to 2.26K for Loadline adjustment follow Nvidia SPEC
	11/11	45	dummy PR4506 and PR4507, Pop PR4505 and 3D3V_S0 change 3D3V_S5 for power team request
	11/11	29	install R2909,R2910,D2902 as to audio chip will change to 4213D
	11/14	92	change PC9213 PC9214 PC9216 to 78.10622.51L for power team request
	11/15	29	change R2909 R2910 to 0 ohm for vendor request
	11/15	61 82	stuff TR8201 TR8202 TR6101,dummy R6102 R6203 R8201 R8202 R8203 R8204 for EMI request
	11/16	39	add test point AFTP3902

X01

VERSION	DATA	PAGE	Change Item
	11/16	31	change C3102 C3103 to 15pF for vendor suggest
	11/16	86	change C8610 C8611 to 10pF for vendor suggest
	11/23	88 89	change R8807 R8908 from 80.6 ohm to 162 ohm for NV FAE suggest
	11/24	83	change L8302 to 0 ohm for NV FAE suggest
	12/16	20	reserve R2005 10K Pull High for PEG-CLKREQ#_L
	12/16	29	change R2945 to 2.2K,accuracy 'J' follow vendor suggestion to solve internal mic too low issue
	12/22	88	DY C8815 C8816,stuff C8809 to avoid HDD interfere.
	12/23	22	DY R2202,stuff R2205 to pull low DGPU_HOLD_RST# to follow NV Design Guide
	12/23	20 83	DY R2004,stuff R2005 to pull high PEG_CLKREQ# to 3D3V_S5,stuff R8302 to pull high VGA_PEG_CLKREQ#,stuff Q8301 follow NV suggestion
	12/27	28	exchange the name of AFTP2801 and AFTP2802 to stay same with UMA for AFTP request
	12/28	40	add 0.1uF caps EC4004(BT+_R to GND) and EC4003(PWR_DCBATOUT_CHG to GND) to reduce EMI noise
	12/28	27	change R2724 from 20K to 33K for PCB version change
	12/29	88	remove C8815 to avoid HDD interfere follow NV suggestion
	12/29	32 51 65	changed R3206,R3207 to short pad,removed TR3201 CMC footprint;changed R5101,R5102,R5103, R5104,R5105,R5106,R5107,R5108 to short pad,removed TR5101,TR5102,TR5103,TR5104,CMC footprint;changed R6505,R6506 to short pad,removed TR6501 CMC footprint follow EMI suggestion
	12/29	5 14 15 18 19 23 24 27 28 29 31 32 36 37 44 46 51 65 68 83 86	change R504 R1404 R1405 R1503 R1504 R1807 R1906 R1910 R1912 R1913 R1924 R1929 R2306 R2307 R2308 R2402 R2403 R2404 R2720 R2723 R2733 R2761 R2764 R2765 R2766 R2767 R2768 R2778 R2792 R2794 R2807 R2813 R2905 R2906 R3105 R3208 R3605 R3614 R3708 R3710 R5101 R5102 R5103 R5104 R5105 R5106 R5107 R5108 R5125 R6505 R6506 R6510 R6511 R6804 R6805 R6811 R6813 R8503 R8607 / L8302 L8601 R2304 R2412 R3104 R3115 R3117 R3206 R3207 R4908 / R2301 R2911 R2912 / RN2010 RN2012 RN2014 RN2016 RN5002 / PR4212 PR4116 PR4121 PR4127 PR4252 PR4254 PR4251 PR4250 PR4261 PR4220 PR4232 PR4244 PR4304 PR4305 PR4403 PR4611 PR4607 from 0ohm to short pad
	12/29	58	change EC5801 EC5802 EC5803 EC5804 to 1000P cap for EMI request
	12/30	29	add 100K R2913 resistor in AUD_PC_BEEP let voltage can be discharged fast
	12/30	61 82	remove R6102,R6103;R8201,R8202;R8203,R8204 co-lay position;use CMC solution
	12/30	27	change R2735 from 10K to 20K to reduce inrush current of 3D3V_AUX_KBC
	12/30	41	change PC4126,PC4127 to 4.7u from 10u follow power team's suggestion
	12/30	27 86	remove TP2713,add R2713 for pull high OVER_CURRENT_P8# to 3D3V_AUX_KBC;add R8608,Q8603; change Q8603.2 to OVER_CURRENT_P8# from AC_PRESENT for OC trigger IPCC function
	12/30	58	stuff 1000pF EC5801 EC5802 EC5803 EC5804 for EMI request
	01/03	49	remove R4903,R4904 co-lay position;use CMC solution
	01/03	45	change PR4510 to 82.5K from 69.8K to modify OCP follow power team's suggestion

X02

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

### Change History

Size A3	Document Number <b>Enrico Caruso 14 MLK DIS</b>	Rev <b>X02</b>
Date: Wednesday, January 04, 2012	Sheet 103 of	104

