

Discrete/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Cover Page			
Title			
Size	Document Number		Rev
A3	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet	1 of 102

A PCB Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode; Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ
INIT3_3V#	Weak internal pull-up resistor. Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO53 GNT2#/GPIO53 GNT1#/GPIO51	GNT{3:0}# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury:left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury:left floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signal is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

Pair	SATA Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIe Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

C Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connected to the EMBEDDED Display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESET# de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
SV_S0	1.5V		
3DV_S0	1.3V		
1DV_S0	1.8V		
1DV_S0	1.5V		
1DV_S0	1.5V		
1DV_S0	1.05V		
QMSV_S0	0.95 - 0.85V		
QDTSV_S0	0.75V		
VCC_CORE	0.95V to 1.5V	S0	
VCC_SPKCORE	0.4 to 1.25V		
1DV_VGA_S0	1.2V		CPU Core Rail
1DV_VGA_S0	1.3V		Graphics Core Rail
1V_VGA_S0	1.1V		
SV_DSRK_S3	1.5V	S3	
1DV_S3	1.5V		
1DV_VSEP_S3	0.75V		
BT_CDETOUT	6V-14.1V		AC Brick Mode only
SV_S5	6V-14.1V		
SV_AUX_S5	5V	All S states	
3DV_S5	3.3V		
3DV_AUX_S5	3.3V		
3DV_LAN_S5	3.3V	WOL_EN	Legacy WOL
3DV_AUX_RBC	3.3V	DSW_Sx	ON for supporting Deep Sleep states
3DV_AUX_S5	3.3V	G3_Sx	Powered by Li Coin Cell in G3 and +V3ALM in Sx

SMBus ADDRESSES

I2 C / SMBus Addresses	Ref Des	HEXON SILVER QSS Address	Hex Bus
EC SMBUS 1 Battery CHARGERS			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBUS 2 40P			SMI_1_CLK/SMI1_DATA SMI_1_CLK/SMI1_DATA SMI_1_CLK/SMI1_DATA
PCH SMBUS 80-DIMMB (SPD) 80-DIMMB (SPD) Digital Pot G-Sensor NINT			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.



Table of Content		Rev
Size A3	Document Number	-1
LZ57		
Date: Tuesday, March 29, 2011	Sheet 3 of	102

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_ROMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.



NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Signal Routing Guideline:
BDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
BDP_ROMPO keep W/S=4/15 mils and routing length less than 500 mils.

delete R404&RN 401 @20100630

62.10055.321

BOM

緯創資通 **Wistron Corporation**
2/F, Sec. 1, Hsin-Tai Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**

Size: Document Number **LZ57** Rev: **-1**

Date: Tuesday, March 29, 2011 Sheet 4 of 102


SSID = CPU

D

C




B

A





Connect EC to FROCHOT# through inverting OD buffer.



20100722 follow Astro add buffer



- XDP_PREQ# >>> XDP_PREQ# 11
- XDP_PROV# >>> XDP_PROV# 11
- XDP_BPM0 >>> XDP_BPM0 11
- XDP_BPM1 >>> XDP_BPM1 11
- XDP_BPM2 >>> XDP_BPM2 11
- XDP_BPM3 >>> XDP_BPM3 11
- XDP_BPM4 >>> XDP_BPM4 11
- XDP_BPM5 >>> XDP_BPM5 11
- XDP_BPM6 >>> XDP_BPM6 11
- XDP_BPM7 >>> XDP_BPM7 11
- XDP_TDO >>> XDP_TDO 11
- XDP_TDI >>> XDP_TDI 11
- XDP_TRST# >>> XDP_TRST# 11
- XDP_TCLK >>> XDP_TCLK 11
- XDP_TMS >>> XDP_TMS 11
- XDP_DBRESET# >>> XDP_DBRESET# 11,19



20100722 SA confirm.



偉創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: CPU (THERMAL/CLOCK/PM)
 Size A3 Document Number LZ57 Rev -1
 Date: Tuesday, March 29, 2011 Sheet 6 of 102

SSID = CPU


POWER

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity





POWER SANDY


CORE SUPPLY

SV1D
SENSE LINES




PEG AND DDR



VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 9 x 22 uF & 9 x 0805 no-stuff at Bottom
 7 x 22 uF & 7 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.



BOM


緯創資通 Wistron Corporation
 2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: CPU (VCC CORE)
 Rev: 1


Doc Number: L257
 Date: 10/20/2011 10:21:11 AM Sheet: 8 of 102

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge



Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 (Can be left floating if GFX VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF

POWER

SANDY

SENSE LINES

VREF

GRAPHICS

DDR3 - 1.5V RAILS

SA RAIL

1.8V RAIL

MISC

VAXG_SENSE AK36
 VSSAXG_SENSE AK34


VCC_AKG_SENSE 42
 VSS_AKG_SENSE 42

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V_SM_VREF_CNT should have 10 mils trace width

AL1 +V_SM_VREF_CNT <<< +V_SM_VREF_CNT 37




Routing Guideline:
 Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.



VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF



VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge



S-HR_20100609 V1.0


20100721 standard schematic update

BOM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		CPU (VCC GFXCORE)	
Size	Document Number	L757	Rev -1
Date: Tuesday, March 28, 2011		Sheet 9	of 102

5	XDP_PREQ#	>>>	XDP_PREQ#	1	TP8515	Do Not Stuff
5	XDP_PRDY#	>>>	XDP_PRDY#	1	TP8516	Do Not Stuff
5	XDP_BPM0	>>>	XDP_BPM0	1	TP8517	Do Not Stuff
5	XDP_BPM1	>>>	XDP_BPM1	1	TP8518	Do Not Stuff
5	XDP_BPM2	>>>	XDP_BPM2	1	TP8519	Do Not Stuff
5	XDP_BPM3	>>>	XDP_BPM3	1	TP8520	Do Not Stuff
5	XDP_BPM4	>>>	XDP_BPM4	1	TP8521	Do Not Stuff
5	XDP_BPM5	>>>	XDP_BPM5	1	TP8522	Do Not Stuff
5	XDP_BPM6	>>>	XDP_BPM6	1	TP8523	Do Not Stuff
5	XDP_BPM7	>>>	XDP_BPM7	1	TP8524	Do Not Stuff
5	XDP_TDO	>>>	XDP_TDO	1	TP8525	Do Not Stuff
5	XDP_TDI	>>>	XDP_TDI	1	TP8526	Do Not Stuff
5	XDP_TRST#	>>>	XDP_TRST#	1	TP8527	Do Not Stuff
5	XDP_TCLK	>>>	XDP_TCLK	1	TP8528	Do Not Stuff
5	XDP_TMS	>>>	XDP_TMS	1	TP8529	Do Not Stuff
5,19	XDP_DBRESET#	>>>	XDP_DBRESET#	1	TP8530	Do Not Stuff
5,22,36,97	H_CPUWPRGD	>>>	H_CPUWPRGD	1		



CAD Note: The resistor for HOOK2 should be placed such that the stub is very small on CFG0 net


BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiachang, Taipei Hsien 221, Taiwan, R.O.C.			
XDP			
Title	Document Number		
Size	LZ57		Rev
K3			-1
Issue	Tuesday, March 28, 2011		Sheet 11 of 102

SSID = PCH




Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





Deep S4/S5 Supported

Deep S4/S5 Not Supported




For platforms not supporting Deep S4/S5
 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWARN# used as SUSPWRDNACK/GPIO30



DSOWVREN - On Die DSOWVREN Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5
 DSOWVREN R1917 >>> DSOWVREN 4
 R1918 >>> DSOWVREN 4



SSID = PCH

PCHH 8 OP 10

H6	VSS		
AA17	VSS	AK38	
AA2	VSS	AK4	
AA3	VSS	AK42	
AA34	VSS	AK86	
AA38	VSS	AK8	
AB11	VSS	AL16	
AB14	VSS	AL17	
AB39	VSS	AL19	
AB4	VSS	AL2	
AB43	VSS	AL21	
AB5	VSS	AL23	
AB7	VSS	AL28	
AC19	VSS	AL27	
AC2	VSS	AL31	
AC21	VSS	AL33	
AC24	VSS	AL34	
AC43	VSS	AL48	
AC48	VSS	AM11	
AD10	VSS	AM14	
AD11	VSS	AM36	
AD12	VSS	AM39	
AD13	VSS	AM43	
AD19	VSS	AM45	
AD24	VSS	AM46	
AD26	VSS	AM7	
AD27	VSS	AN2	
AD31	VSS	AN23	
AD34	VSS	AN3	
AD34	VSS	AN31	
AD36	VSS	AP12	
AD37	VSS	AP19	
AD38	VSS	AP22	
AD39	VSS	AP30	
AD4	VSS	AP32	
AD40	VSS	AP38	
AD42	VSS	AP4	
AD43	VSS	AP42	
AD46	VSS	AP46	
AD46	VSS	AP8	
AD8	VSS	AR2	
AE2	VSS	AR48	
AE3	VSS	AT11	
AF10	VSS	AT13	
AF12	VSS	AT18	
AD14	VSS	AT22	
AD16	VSS	AT26	
AE16	VSS	AT26	
AF10	VSS	AT26	
AF24	VSS	AT32	
AF26	VSS	AT34	
AF27	VSS	AT39	
AF29	VSS	AT42	
AF31	VSS	AT46	
AF38	VSS	AT7	
AF4	VSS	AU24	
AF42	VSS	AU30	
AF46	VSS	AV16	
AF5	VSS	AV20	
AF7	VSS	AV24	
AF8	VSS	AV30	
AG19	VSS	AV38	
AG2	VSS	AW4	
AG31	VSS	AW43	
AG48	VSS	AW8	
AH11	VSS	AW14	
AH4	VSS	AW18	
AH8	VSS	AW2	
AH39	VSS	AW22	
AH40	VSS	AW26	
AH42	VSS	AW28	
AH46	VSS	AW32	
AH7	VSS	AW34	
AJ19	VSS	AW36	
AJ21	VSS	AW40	
AJ24	VSS	AW48	
AJ33	VSS	AW11	
AJ34	VSS	AY12	
AK12	VSS	AY22	
AK3	VSS	AY28	
	VSS		

COUGAR-GP-U2-NF

PCHH 9 OP 10



Cougar Point


AY4	VSS	H46
AV42	VSS	K18
AY46	VSS	K28
AY8	VSS	K38
B11	VSS	K46
B15	VSS	K7
B19	VSS	L18
B21	VSS	L2
B27	VSS	L20
B31	VSS	L26
B35	VSS	L28
B39	VSS	L36
B7	VSS	L48
F45	VSS	M12
BB12	VSS	P16
BB16	VSS	M18
BB20	VSS	M22
BB24	VSS	M24
BB28	VSS	M30
BB30	VSS	M32
BB34	VSS	M34
BB38	VSS	M38
BB4	VSS	M4
BB46	VSS	M42
BB48	VSS	M46
BC12	VSS	M8
BC1	VSS	N18
BC22	VSS	P30
BC26	VSS	MM1
BC34	VSS	P14
BC36	VSS	T34
BC40	VSS	P40
BC42	VSS	P43
BC48	VSS	P47
BD6	VSS	P7
BD8	VSS	P2
BE22	VSS	R48
BE40	VSS	T12
BE10	VSS	T31
BE12	VSS	L37
BE16	VSS	L4
BE20	VSS	W34
BE22	VSS	T47
BE24	VSS	T8
BE28	VSS	V11
BE38	VSS	V17
BF04	VSS	V28
BF30	VSS	V27
BF38	VSS	V29
BF40	VSS	V31
BF4	VSS	V36
BF7	VSS	V39
BG17	VSS	V43
BG21	VSS	V7
BG33	VSS	W17
BG44	VSS	W19
BG48	VSS	W2
BH11	VSS	W22
BH15	VSS	W48
BH17	VSS	Y12
BH18	VSS	Z38
BH22	VSS	Y4
BH31	VSS	Y12
BH33	VSS	Y46
BH35	VSS	Y8
BH38	VSS	BC09
BH43	VSS	N24
BH7	VSS	A3
D3	VSS	AD47
D12	VSS	B43
D16	VSS	BE10
D18	VSS	BG41
D22	VSS	G14
D24	VSS	H16
D28	VSS	T36
D30	VSS	BC22
D32	VSS	BC24
D34	VSS	C22
D36	VSS	AP13
D42	VSS	M14
D8	VSS	AP3
E18	VSS	AP1
E28	VSS	BE16
G18	VSS	BC16
G20	VSS	BC08
G26	VSS	B28
G28	VSS	
G36	VSS	
G38	VSS	
H12	VSS	
H16	VSS	
H22	VSS	
H24	VSS	
H28	VSS	
H30	VSS	
H32	VSS	
H34	VSS	
H36	VSS	
H4	VSS	

COUGAR-GP-U2-NF





BOM

 Wistron Corporation 21F, 88, Sec.1, Main Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		File	PCH (VSS)
		Size	Document Number
LZ57		Rev	-1
Date:	Tuesday, March 28, 2011	Sheet	26 of 102






5 S3 Power Reduction X01 20091111



BOM


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
ADAPTER		
File	LZ57	
Size	Document Number	Rev -1
Issue	Issue Date: Tuesday, March 28, 2011	Sheet 97 of 102

Adaptor in to generate DCBATOUT




BOM

緯創資通 Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.	
DCIN_JACK	
File	-1
Size	-1
Document Number	LZ57
Date: Tuesday, March 29, 2011	Sheet 38 of 102




- AFTP3901 1 BAT_IN#_1
- AFTP3902 1 BATA_SDA_1
- AFTP3903 1 BATA_SCL_1
- AFTP3904 1 BT+




BCM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File BATT_CONN			
Size	Document Number	LZ57	Rev
			-1
Date: Tuesday, March 29, 2011		Sheet 39	of 102


SSID = PWR.Plane.Regulator_5v3p3v






42 PWR_CPUCORE_PWM
42.43 PWR_CPUCORE_DRON
5V_PWR

BOM		Rev	
緯創資通 Wistron Corporation 21F, 8A, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
Title DC/DC CPU CORE3_NCP6131			
Size	Document Number LZ57	Rev -	
Date	Tuesday, March 29, 2011	Sheet	44 of 102



TPS51218 for 1D05V



$$V_{out} = 0.704V * (R1 + R2) / R2$$


BCM

緯創資通 Wistron Corporation
 21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinshih,
 Taipei Hsien 221, Taiwan, R.O.C.


File: **TPS51218_1D05V**

Size	Document Number	Rev
		-1

Date: Tuesday, March 25, 2011 Sheet 45 of 102




RT9026 for 0D75V_S3



RT9025 for 1D8V_S0

RT8015B for 1D8V_S0




BCM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.

File		1D8V_RT9025	
Size	Document Number	LZ57	Rev
			-1
Date	Tuesday, March 29, 2011	Sheet	47 of 102

RT8208A for VCCSA







$$V_{out} = 0.75 * (1 + R1/R2)$$


VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO


LVDS CONNECTOR



For EMI request
Close to LVDS connector




CAMERA POWER




SB 0923'10



SSID = VIDEO



Panel BL brightness/Power En/BL En




Close Connector




BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
LCD Connector	
File	
Size A3	Document Number
Date: 1/25/2011	Rev -1
L257	
Sheet 49	of 102




CRT DDCDATA & DDCCLK level shift



Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



BOM




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT Connector			
Size A4	Document Number	LZ57	
Date: Tuesday, March 29, 2011		Sheet 50	of 102
			Rev -1

SSID = VIDEO



HDMI CONNECTOR

HDMI Passive Level Shifter


Close to HDMI Connector




20100727 follow intel design guide



HDMI CONN



HDMI DDC Passive Level Shifter



BOM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title **HDMI Level Shifter/Connector**

Size K3 Document Number **LZ57**


Rev **1**

Basic: Tuesday, March 28, 2011 Sheet 51 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



BOM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size

A4

Document Number

LZ57

Rev

-1

Date:

Tuesday, March 29, 2011

Sheet



55

of

102



SSID = SATA

SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace Length match within 20 mil
 Note:
 Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD



SUPPORT ZERO SATA ODD




BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size A3 Document Number **LZ57** Rev -1

Date: Tuesday, March 29, 2011 Sheet 56 of 102




- USB_PN8_C 1 AFTP147
- USB_PN8_C 1 AFTP148
- SATA_TXP5 1 AFTP146
- SATA_TXN5 1 AFTP149
- SATA_RXP5 1 AFTP152
- SATA_RXN5 1 AFTP151
- 5V_USB0_S3 1 AFTP150

BOM

緯創資通		Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
E-SATA/USB			
Title			
Size	Document Number	Rev	
K3	LZ57	-1	
Base:	Tuesday, March 28, 2011	Sheet	57 of 102

INTERNAL STEREO SPEAKERS




AUD_SPK_L-L	1	AFTP138
AUD_SPK_L+L	1	AFTP137
AUD_SPK_R-L	1	AFTP129
AUD_SPK_R+L	1	AFTP140

BOM


緯創資通		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
File	MIC/SPEAKER/AUDIO JACK		
Size	Document Number	LZ57	
A3		Rev	-1
Date:	1/28/2009, MAR/09 29: 2011	Sheet	68 of 102

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT





BOM

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsein 221, Taiwan, R.O.C.

File		Flash/RTC	
Size	Document Number	Rev	
A3	L757	-1	
Date:	Tuesday, March 29, 2011	Sheet	60 of 102

RJ45_USB Board USB Power








I/O Board USB Power

BOM


<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		Rev	-1
		<p>Title</p> <p>USB Power SW</p>	
Size	Document Number	<p>LZ57</p>	
Date	Tuesday, March 28, 2011	Sheet	61 of 102

Left Side USB Power Switch





SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module



EC6302 put near
 BLUE1 / all USB
 put one choke
 near connector
 by EMI request




20.F0772.006

2ND = 20.F1804.006


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet	63 of 102



LA47 change to 3D3V_S0

Finger Printer Connector




BOM

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
RESERVED		
Size A4	Document Number LZ57	Rev -1
Date Tuesday, March 29, 2011	Sheet 64	of 102

Mini Card Connector(802.11a/b/g/n)

R6504-R6509 close to Debug connector





BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiolah, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiolah, Taipei Hsien 221, Taiwan, R.O.C.	
MINICARD(WLAN)/TP CONN			
Title			
Size	Document Number	Rev	-1
LZ57			
Date: Tuesday, March 28, 2011			
Sheet		65 of 102	

SSID = Wireless


Mini Card Connector(WWAN)



BOM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		WWAN Connector		Rev	-1
Size	Document Number			LZ57	
Issue	Tuesday, March 28, 2011			Sheet	66 of 102



LA57

20.10073.001



2nd = 84.2N702.J31


1015 SB : add this

84.2N702.E31

BOM


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		SIM CARD	
Size	Document Number	Rev	
K3	LZ57	-1	
Date:	Tuesday, March 28, 2011	Sheet	67 of 102

SSID = User.Interface




62.40018.351

Power button LED(White)




-1_1209*10



62.40018.491

2ND = 62.40018.491



- KBC_PWRBTN_R 1 AFTP21
- KBC_NOVO_BTN_R 1 AFTP22
- PWRLED 1 AFTP23
- NUM_LED 1 AFTP28
- CAP_LED 1 AFTP28
- SATA_LED#_R 1 AFTP34
- PWRLED_C 1 AFTP46

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**

Size: **LZ57**

Doc Number: **LZ57**


Rev: **1**

Date: **Tuesday, March 28, 2011**

Sheet: **68** of **102**


SSID = KBC

Internal Keyboard Connector




ID KEY MATRIX	SENSE			
	27	28	29	30
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND


— << KROW[0..7] 27
— >> KCOL[0..17] 27



For LZ57
20100903



SSID = Touch.Pad




- AFTP72 1 TP DATA
- AFTP73 1 TP CLK
- AFTP118 1 TP LB_3
- AFTP117 1 TP LB_2
- AFTP102 1 TP LB_1
- AFTP74 1 TP R
- AFTP75 1 TP L

- TP DATA
- TP CLK
- TP SW L
- TP SW R
- TP L
- TP R


- TP SW L 1 AFTP109
- TP SW R 1 AFTP110

For LB57
20100701



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A4	Document Number LZ57		Rev -1
Date	Tuesday, March 29, 2011		Sheet 70 of 102



BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LZ57



Rev

-1



Date: Tuesday, March 29, 2011

Sheet 71 of 102


LED Bord CONN.



LZ57 => Analog Mic => Add analog circuit.
 LA57 => Digital Mic




G-Sensor



STMicro LIS344L: 74.00034.0BZ
 ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.





	ADXL322	
	LIS244AL	No Accel
	LIS344L	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

BOM



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
G-Sensor			
File	Document Number	Rev -1	
Size	Custom	LZ57	
Date: Tuesday, March 28, 2011		Sheet 79 of 102	

RJ45_USB CONN.



BOM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title IO Board Connector	
Size	Document Number	Rev	
K3	LZ57	-1	
Basic: Tuesday, March 28, 2011		Sheet 82 of 102	



0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC



0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC




0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC





0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC

0.01 0.04 PWR_VDDA
0.01 0.04 PWR_VDDC



1010791_WV will update
N12P-GF check





I2CA=>CRT, I2CC=>LVDS.






TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
	72-52G63.00U 72-52G63.70U	72-42164-C0U 72-42164-D0U	72-51G63.C0U	72-41164.H0U
ROM_SI	34.8Kohm	45.3Kohm	15Kohm	20Kohm
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL




	312P-02	312P-03	312P-04	312P-05	312P-06
STRAP2	312P-02	312P-03	312P-04	312P-05	312P-06
STRAP3	312P-02	312P-03	312P-04	312P-05	312P-06

LOGIC

TABLE NVIDIA


	N12P-GE DEV ID: 0xDF5	N12P-GV DEV ID: TBD	N12P-GV1 DEV ID: 0xDF7	N11P-GS DEV ID: 0xDF0	N12M-GE DEV ID: 0xA7A	N11M-GE2 DEV ID: 0xA70
STRAP2	PD R8635 30Kohm	TBD	PD R8635 45Kohm	PD R8635 5Kohm	PU R8634 15Kohm	PD R8635 5Kohm
	64.30025.6DL		64.45325.6DL	64.51015.6DL	64.15025.6DL	64.51015.6DL

LOGIC




FB CMD mapping Mode D-N12x

DG requires 4x0.1uF and 8x1.0uF per VRAM chip





VIDEO FRAME BUFFER PORT A

		Wistron Corporation 27F, Sec. 1, Hsin-Fu Rd., Hsinchu, Taiwan 300, R.O.C.
File No.	VRAM CHANNEL-A	
Rev.	Document Number	LZ57
Rev. 1	Rev. 1	1
Rev. 1	Rev. 1	1



FB CMD mapping Mode D-N1x



VIDEO FRAME BUFFER PORT A

BOH

緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin-Ya Wu Rd., Hsueh-Shan, Taipei 106, Taiwan, R.O.C.


FB

VRAM CHANNEL-A


Document Number: LZ57

Rev: -1






Date: March 29, 2011



DG requires 4x0.1uF and 8x1.0uF per VRAM chip




VIDEO FRAME BUFFER PORT C



VIDEO FRAME BUFFER PORT C

SSID = PWR.Plane.Regulator_GFX



$$V_{out} = 0.75V * (R1 + R2) / R2$$

Design Current = 32A
45°CDC-50A

RT8208A:74.08208.073

DO	Q1
0	0
1	0
0	1
1	1


P-State	PWRCTRL_1 (Q1)	PWRCTRL_0 (DO)	N12M-GE	N12P-GE VGA_CORE
PS	L	L	0.875V	0.85V
PD (Rot)	H	L	1.00V	0.95V
PD (Cold)	H	H	1.025V	0.975V
boot voltage*			0.875V	0.85V

P-State	N12P-GE	N12P-GV	N12P-GV1	N12M-GE	N12M-GE	N12M-GE2
PD (Cold)	0.988V	1.025	0.925	1.00V	1.00V	1.00V
PD (Rot)	0.971V	1	0.875	1.025V	0.85V	0.85V
PS	0.86V	0.85V	0.825V	0.875V	0.85V	0.85V
PI2	0.86V	0.85V	0.825V	0.85V	0.85V	0.85V

I/P cap: 100 25V K1206 X5R/ 78.10622.521
 Inductor: 1.50M POM1047-1R5M1M Cynctec DCR:4.2mohm Isat =33Arms 68.18510.103
 O/P cap: 3300 2V R6P2X00318R 9mOhm 3Arms Panasonic/ 79.33719.L01
 R/S: S1R486DP/ POMERPAK-8/ 4.9mohm/ 6.1mohm4.5Vgs/ 84.07886.037
 L/S: S1R486DP/ POMERPAK-8/ 4.9mohm/ 6.1mohm4.5Vgs/ 84.00460.037


Switching freq-->350KHz

Frequency setting
 470K -->165KHz
 200K -->323KHz
 100K -->500KHz




	N12P-GE	N12P-GV1	N12P-GV	N12P-GE2
PD (Cold)	0.988V	0.946V	1.048V	
PD (Rot)	0.971V	0.915V	1.011V	
PS/P12	0.86V	0.833V	0.86V	
Boot Voltage	0.971V	0.915V	0.86V	
PR9209	270K (4.27035.6DL)	240K (4.24035.6DL)	200K (4.20035.6DL)	
PR9210	89K (4.68928.6DL)	70.9K (4.30925.6DL)	89K (4.68928.6DL)	
PR9211	89K (4.68928.6DL)	70.9K (4.30925.6DL)	45.9K (4.43925.6DL)	

+3VS to 3.3V_DELAY Transfer




+3VS to 1.8V Transfer





1.8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



BOB

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

DISCRETE VGA POWER

Document Number LZ57


Rev -1

Rev. 93 of 108


CPU Plate





VGA Std-Off



Structure boss




MiniPCI Std-Off




POWER TESTING POINT --TOP





POWER TESTING POINT --Bottom



Check test point



Test Point放在Dimm Door打開可量測處



BOM


緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File	UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev	-1
N3	LZ57		
Date	1/25/09, Mar01/25/2011	Esheet	07 of 102

Intel® Power Up Sequence


(AC mode)



red word: KBC GPIO



(DC mode)


red word: KBC GPIO






BOM		緯創資通 Wistron Corporation	
		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.	
File	Power Block Diagram		
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	1/28/09, March 29, 2011	Sheet	100 of 102


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

